

# EB405

## E<sup>2</sup>Brain PowerPC IBM 405EP Based Module

Manual ID: 28249, Rev. Index 01  
18 October, 2004

### HARDWARE USER GUIDE

# ***E<sup>2</sup>BRAIN***<sup>®</sup>



The product described in this manual is in compliance with all applied CE standards.



## Revision History

Publication Title:		EB405: E <sup>2</sup> Brain PowerPC IBM 405EP Based Module
ID Number:		28249
Rev. Index	Brief Description of Changes	Date of Issue
01	Hardware User Guide initial issue	18 Oct, 2004

## Imprint

Kontron Modular Computers GmbH may be contacted via the following:

**MAILING ADDRESS**

Kontron Modular Computers GmbH  
 Sudetenstraße 7  
 D - 87600 Kaufbeuren Germany

**TELEPHONE AND E-MAIL**

+49 (0) 800-SALESKONTRON  
 sales@kontron.com

For further information about other Kontron Modular Computers products, please visit our Internet web site: [www.kontron.com](http://www.kontron.com)

## Copyright

Copyright © 2004 Kontron Modular Computers GmbH. All rights reserved. This manual may not be copied, photocopied, reproduced, translated or converted to any electronic or machine-readable form in whole or in part without prior written approval of Kontron Modular Computers GmbH.



**Disclaimer:**

Kontron Modular Computers GmbH rejects any liability for the correctness and completeness of this manual as well as its suitability for any particular purpose.

28249.01.UG.VC.041018/094008



## Table of Contents

<i>Revision History</i> .....	<i>ii</i>
<i>Imprint</i> .....	<i>ii</i>
<i>Copyright</i> .....	<i>ii</i>
<i>Table of Contents</i> .....	<i>iii</i>
<i>List of Tables</i> .....	<i>ix</i>
<i>List of Figures</i> .....	<i>xi</i>
<i>Proprietary Note</i> .....	<i>xiii</i>
<i>Trademarks</i> .....	<i>xiii</i>
<i>Environmental Protection Statement</i> .....	<i>xiii</i>
<i>Explanation of Symbols</i> .....	<i>xiv</i>
<i>For Your Safety</i> .....	<i>xv</i>
<i>High Voltage Safety Instructions</i> .....	<i>xv</i>
<i>Special Handling and Unpacking Instructions</i> .....	<i>xv</i>
<i>General Instructions on Usage</i> .....	<i>xvi</i>
<i>Two Year Warranty</i> .....	<i>xvii</i>

## Chapter **1**

<i>1. Introduction</i> .....	<i>1 - 3</i>
<i>1.1 The E<sup>2</sup>Brain™ Concept</i> .....	<i>1 - 3</i>
<i>1.1.1 E<sup>2</sup>Brain™ Functionality</i> .....	<i>1 - 3</i>
<i>1.1.2 Basic Architecture</i> .....	<i>1 - 4</i>
<i>1.1.3 E<sup>2</sup>Brain™ System Environment</i> .....	<i>1 - 4</i>
<i>1.2 EB405 System Overview</i> .....	<i>1 - 6</i>
<i>1.3 Product Overview</i> .....	<i>1 - 6</i>
<i>1.4 Board Overview</i> .....	<i>1 - 8</i>
<i>1.4.1 Board Introduction</i> .....	<i>1 - 8</i>
<i>1.4.2 Board Specific Information</i> .....	<i>1 - 8</i>
<i>1.5 System Relevant Information</i> .....	<i>1 - 9</i>
<i>1.5.1 System Configuration</i> .....	<i>1 - 9</i>
<i>1.5.2 Operating Software</i> .....	<i>1 - 9</i>
<i>1.6 Board Diagrams</i> .....	<i>1 - 9</i>
<i>1.6.1 Application System Interfacing</i> .....	<i>1 - 10</i>
<i>1.6.2 System Level Interfacing</i> .....	<i>1 - 11</i>



1.6.3	Board Layout .....	1 - 12
1.7	Technical Specifications .....	1 - 13
1.8	Applied Standards .....	1 - 15
1.9	Related Publications .....	1 - 15

## Chapter **2**

2.	Functional Description .....	2 - 3
2.1	General Information .....	2 - 3
2.1.1	IBM PowerPC 405EP Processor .....	2 - 4
2.1.2	Board Process/Communications Controller (BPCC) .....	2 - 5
2.1.3	System Interfacing .....	2 - 5
2.1.4	Communications Interfacing .....	2 - 5
2.1.5	Memory .....	2 - 6
2.1.6	Monitor and Control (M/C) .....	2 - 6
2.1.7	Test and Programming .....	2 - 6
2.1.8	Software .....	2 - 6
2.2	Board-Level Interfacing Diagram .....	2 - 6
2.3	System Interface .....	2 - 8
2.3.1	J1 (Pn1) Connector Pinout .....	2 - 8
2.3.2	Power Interface .....	2 - 13
2.3.3	Monitor and Control Interface .....	2 - 14
2.3.4	JTAG Test and Programming Interface .....	2 - 14
2.3.5	Terminal Interface .....	2 - 15
2.3.6	I2C Interface .....	2 - 16
2.3.7	LPC Interface .....	2 - 16
2.3.8	PCI Interface .....	2 - 17
2.4	System Interface Extension .....	2 - 18
2.4.1	J2 (Pn2) Connector Pinout .....	2 - 18
2.4.2	CompactFlash Interface .....	2 - 21
2.4.3	GPIO Interface .....	2 - 21
2.5	Communications Interface .....	2 - 22
2.5.1	High Speed Serial Interfaces .....	2 - 24

2.5.2	Fast Ethernet Interface .....	2 - 25
2.6	Communications Interface Extension .....	2 - 27
2.6.1	GPIO/TRACE Interface .....	2 - 31
2.7	Monitor and Control (M/C) .....	2 - 32
2.7.1	Pre-Operation M/C .....	2 - 32
2.7.2	Operation M/C .....	2 - 32

## Chapter 3

3.	Installation .....	3 - 3
3.1	Hardware Installation .....	3 - 3
3.1.1	Safety Requirements .....	3 - 3
3.1.2	Installation Procedures .....	3 - 4
3.1.3	Removal Procedures .....	3 - 4
3.2	Software Installation .....	3 - 5

## Chapter 4

4.	Configuration .....	4 - 3
4.1	Pre-Operational Configuration .....	4 - 3
4.1.1	JTAG CHAIN .....	4 - 3
4.1.2	Write Protect Jumper JP1 .....	4 - 4
4.1.3	Memory Bank and Size .....	4 - 4
4.2	Board Address Map .....	4 - 5
4.3	Board Control and Status Registers .....	4 - 6
4.3.1	Board ID Register .....	4 - 6
4.3.2	Software Compatibility ID .....	4 - 6
4.3.3	Memory Configuration Register .....	4 - 7
4.3.4	Control Register .....	4 - 8
4.3.5	Event Register .....	4 - 9
4.3.6	Interrupt Configuration Register .....	4 - 10
4.3.7	Device Interrupt Pending Register .....	4 - 11
4.3.8	Watchdog Control Register .....	4 - 12



4.3.9	Board Logic / Revision Register .....	4 - 13
4.3.10	LPC_INT_Pending1 Register .....	4 - 14
4.3.11	LPC_INT_Mask1 Register .....	4 - 15
4.3.12	LPC_INT_Polarity1 Register .....	4 - 16
4.4	UART Registers Address Mapping .....	4 - 16
4.4.1	SER1 (PPC405EP UART0) .....	4 - 16
4.4.2	UART A (SER2) .....	4 - 17
4.4.3	UART B (SER3) .....	4 - 18
4.5	IRQ Routing .....	4 - 19
4.6	CompactFlash .....	4 - 19
4.7	EEPROM .....	4 - 19
4.8	Real-time Clock .....	4 - 20

## Chapter 5

5.	NetBootLoader .....	5 - 3
5.1	General Operation .....	5 - 3
5.2	NetBootLoader Interfaces .....	5 - 3
5.2.1	MC1 (Abort) Signal .....	5 - 4
5.2.2	TERM Serial Interface .....	5 - 4
5.2.3	SER0 Serial Interface .....	5 - 4
5.2.4	Ethernet Interface .....	5 - 4
5.3	NetBootLoader Functions .....	5 - 4
5.3.1	NetBootLoader Control .....	5 - 5
5.3.2	System Status Monitoring .....	5 - 5
5.3.3	ftp Server Access .....	5 - 6
5.3.4	FLASH Operation .....	5 - 6
5.3.5	Motorola S-Records .....	5 - 6
5.4	Operating the NetBootLoader .....	5 - 7
5.4.1	Initial Setup .....	5 - 7
5.4.2	Accessing the NetBootLoader .....	5 - 7
5.4.3	NetBootLoader Configuration .....	5 - 8
5.4.4	telnet Login .....	5 - 9



---

5.4.5	<i>FLASH Operations</i> .....	5 - 9
5.4.6	<i>Updating the NetBootLoader</i> .....	5 - 12
5.4.7	<i>Uploading a FLASH Area</i> .....	5 - 12
5.5	<i>Plug and Play</i> .....	5 - 13
5.6	<i>Porting an Operating System to the CPU Board</i> .....	5 - 13
5.7	<i>Commands</i> .....	5 - 14





This page has been intentionally left blank.







## List of Tables

1-1	<i>EB405 Product Overview</i> .....	1 - 7
1-2	<i>System Relevant Information</i> .....	1 - 9
1-3	<i>EB405 Main Specifications</i> .....	1 - 13
1-4	<i>Applied Standards</i> .....	1 - 15
1-5	<i>Related Publications</i> .....	1 - 15
2-1	<i>System Interface J1 (Pn1) Signal Types</i> .....	2 - 8
2-2	<i>Pinout of J1 (Pn1) Connector</i> .....	2 - 9
2-3	<i>EB405 Power Interface Requirements</i> .....	2 - 13
2-4	<i>Monitor and Control Interface Signal Description</i> .....	2 - 14
2-6	<i>Terminal Interface Signal Description</i> .....	2 - 15
2-5	<i>JTAG Test and Programming Interface Signal Description</i> .....	2 - 15
2-7	<i>I2C Interface Signal Description</i> .....	2 - 16
2-8	<i>LPC Interface Signal Description</i> .....	2 - 16
2-9	<i>PCI Interface Signal Description</i> .....	2 - 17
2-10	<i>System Interface Extension J2 (Pn2) Signal Types</i> .....	2 - 18
2-11	<i>Pinout of J2 (Pn2) Connector</i> .....	2 - 18
2-12	<i>CompactFlash Interface Signals</i> .....	2 - 21
2-13	<i>GPIO Signal Type and Description</i> .....	2 - 21
2-14	<i>Pinout of J3 (Pn3) Connector</i> .....	2 - 22
2-15	<i>High Speed Serial Interface Signal Type and Description</i> .....	2 - 24
2-16	<i>Fast Ethernet Port Signal Type and Description</i> .....	2 - 25
2-17	<i>Communications Interface Extension J4 (Pn4) Signal Type</i> .....	2 - 27
2-18	<i>Pinout of J4 (Pn4) Connector</i> .....	2 - 27
2-19	<i>GPIO/TRACE Signal Type and Description</i> .....	2 - 31
4-1	<i>JTAG Resistor Configuration</i> .....	4 - 3
4-2	<i>Write Protect Jumper JP1</i> .....	4 - 4
4-3	<i>Memory Bank and Size Jumpers</i> .....	4 - 4
4-4	<i>Board Address Map</i> .....	4 - 5
4-5	<i>Board Control Registers</i> .....	4 - 6
4-6	<i>Board ID Register</i> .....	4 - 6
4-7	<i>Software Compatibility ID</i> .....	4 - 7
4-8	<i>Memory Configuration Register</i> .....	4 - 7



4-9	<i>Control Register</i> .....	4 - 8
4-10	<i>Event Register</i> .....	4 - 9
4-11	<i>Interrupt Configuration Register</i> .....	4 - 10
4-12	<i>Device Interrupt Pending Register</i> .....	4 - 11
4-13	<i>Watchdog Control Register</i> .....	4 - 12
4-14	<i>Board Logic / Revision Register</i> .....	4 - 13
4-15	<i>LPC_INT_Pending1 Register</i> .....	4 - 14
4-16	<i>LPC_INT_Mask1 Register</i> .....	4 - 15
4-17	<i>LPC_INT_Polarity1 Register</i> .....	4 - 16
4-18	<i>UART A General Register Set</i> .....	4 - 17
4-19	<i>UART A Baud Rate Register Set</i> .....	4 - 17
4-20	<i>UART A Enhanced Register Set</i> .....	4 - 17
4-21	<i>UART A Enhanced Mode Select Register</i> .....	4 - 17
4-22	<i>UART B General Register Set</i> .....	4 - 18
4-23	<i>UART B Baud Rate Register Set</i> .....	4 - 18
4-24	<i>UART B Enhanced Register Set</i> .....	4 - 18
4-25	<i>UART B Enhanced Mode Select Register</i> .....	4 - 18
4-26	<i>EB405 IRQ</i> .....	4 - 19
4-27	<i>CompactFlash Register</i> .....	4 - 19
4-28	<i>Register Map RTC M41T81</i> .....	4 - 20
5-1	<i>NetBootLoader Control Commands</i> .....	5 - 5
5-2	<i>System Status Monitoring Commands</i> .....	5 - 5
5-3	<i>ftp Server Commands</i> .....	5 - 6
5-4	<i>FLASH Operation Commands</i> .....	5 - 6
5-5	<i>Motorola S-Records Commands</i> .....	5 - 6



## List of Figures

1-1	<i>E<sup>2</sup>Brain™ Basic Architecture</i> .....	1 - 5
1-2	<i>E<sup>2</sup>Brain™ Module on a Custom Carrier Board</i> .....	1 - 6
1-3	<i>EB405 Application System Interfacing Diagram</i> .....	1 - 10
1-4	<i>EB405 System Level Interfacing Diagram</i> .....	1 - 11
1-5	<i>EB405 Board (Top View)</i> .....	1 - 12
1-6	<i>EB405 Board (Bottom View)</i> .....	1 - 12
2-1	<i>EB405 Board Level Interfacing</i> .....	2 - 7
2-2	<i>Typical Magnetics Circuit Design</i> .....	2 - 26
4-1	<i>JTAG CHAIN</i> .....	4 - 3
5-1	<i>Flash Addressing Scheme - EB405</i> .....	5 - 10



This page has been intentionally left blank.





## Proprietary Note

This document contains information proprietary to Kontron Modular Computers GmbH. It may not be copied or transmitted by any means, disclosed to others, or stored in any retrieval system or media without the prior written consent of Kontron Modular Computers GmbH or one of its authorized agents.

The information contained in this document is, to the best of our knowledge, entirely correct. However, Kontron Modular Computers GmbH cannot accept liability for any inaccuracies or the consequences thereof, or for any liability arising from the use or application of any circuit, product, or example shown in this document.

Kontron Modular Computers GmbH reserves the right to change, modify, or improve this document or the product described herein, as seen fit by Kontron Modular Computers GmbH without further notice.

## Trademarks

Kontron Modular Computers GmbH, the *PEP* logo and, if occurring in this manual, “CXM” are trade marks owned by Kontron Modular Computers GmbH, Kaufbeuren (Germany). In addition, this document may include names, company logos and trademarks, which are registered trademarks and, therefore, proprietary to their respective owners.

## Environmental Protection Statement

This product has been manufactured to satisfy environmental protection requirements where possible. Many of the components used (structural parts, printed circuit boards, connectors, batteries, etc.) are capable of being recycled.

Final disposition of this product after its service life must be accomplished in accordance with applicable country, state, or local laws or regulations.



## Explanation of Symbols



### ***CE Conformity***

This symbol indicates that the product described in this manual is in compliance with all applied CE standards. Please refer also to the section “Applied Standards” in this manual.



### ***Caution, Electric Shock!***

This symbol and title warn of hazards due to electrical shocks (> 60V) when touching products or parts of them. Failure to observe the precautions indicated and/or prescribed by the law may endanger your life/health and/or result in damage to your material.

Please refer also to the section “High Voltage Safety Instructions” on the following page.



### ***Warning, ESD Sensitive Device!***

This symbol and title inform that electronic boards and their components are sensitive to static electricity. Therefore, care must be taken during all handling operations and inspections of this product, in order to ensure product integrity at all times.

Please read also the section “Special Handling and Unpacking Instructions” on the following page.



### ***Warning!***

This symbol and title emphasize points which, if not fully understood and taken into consideration by the reader, may endanger your health and/or result in damage to your material.



### ***Note...***

This symbol and title emphasize aspects the reader should read through carefully for his or her own advantage.



## For Your Safety

Your new Kontron product was developed and tested carefully to provide all features necessary to ensure its compliance with electrical safety requirements. It was also designed for a long fault-free life. However, the life expectancy of your product can be drastically reduced by improper treatment during unpacking and installation. Therefore, in the interest of your own safety and of the correct operation of your new Kontron product, you are requested to conform with the following guidelines.

### High Voltage Safety Instructions



#### **Warning!**

All operations on this device must be carried out by sufficiently skilled personnel only.



#### **Caution, Electric Shock!**

Before installing your new Kontron product into a system always ensure that the mains power is switched off. This applies also to the installation of piggybacks.

Serious electrical shock hazards can exist during all installation, repair and maintenance operations with this product. Therefore, always unplug the power cable and any other cables which provide external voltages before performing work.

### Special Handling and Unpacking Instructions



#### **ESD Sensitive Device!**

Electronic boards and their components are sensitive to static electricity. Therefore, care must be taken during all handling operations and inspections of this product, in order to ensure product integrity at all times.

Do not handle this product out of its protective enclosure while it is not used for operational purposes unless it is otherwise protected.

Whenever possible, unpack or pack this product only at EOS/ESD safe work stations. Where a safe work station is not guaranteed, it is important for the user to be electrically discharged before touching the product with his/her hands or tools. This is most easily done by touching a metal part of your system housing.

It is particularly important to observe standard anti-static precautions when changing piggybacks, ROM devices, jumper settings etc. If the product contains batteries for RTC or memory back-up, ensure that the board is not placed on conductive surfaces, including anti-static plastics or sponges. They can cause short circuits and damage the batteries or conductive circuits on the board.



---

## General Instructions on Usage

In order to maintain Kontron's product warranty, this product must not be altered or modified in any way. Changes or modifications to the device, which are not explicitly approved by Kontron Modular Computers GmbH and described in this manual or received from Kontron's Technical Support as a special handling instruction, will void your warranty.

This device should only be installed in or connected to systems that fulfill all necessary technical and specific environmental requirements. This applies also to the operational temperature range of the specific board version, which must not be exceeded. If batteries are present their temperature restrictions must be taken into account.

In performing all necessary installation and application operations, please follow only the instructions supplied by the present manual.

Keep all the original packaging material for future storage or warranty shipments. If it is necessary to store or ship the board please re-pack it as nearly as possible in the manner in which it was delivered. In the event that the original packaging material is not available for storage or warranty shipments, packaging which complies with the standards indicated in section 1.8 may be used to ensure the proper protection of this product.

Special care is necessary when handling or unpacking the product. Please, consult the special handling and unpacking instruction on the previous page of this manual.





## Two Year Warranty

Kontron Modular Computers GmbH grants the original purchaser of Kontron's products a **TWO YEAR LIMITED HARDWARE WARRANTY** as described in the following. However, no other warranties that may be granted or implied by anyone on behalf of Kontron are valid unless the consumer has the express written consent of Kontron Modular Computers GmbH.

Kontron Modular Computers GmbH warrants their own products, excluding software, to be free from manufacturing and material defects for a period of 24 consecutive months from the date of purchase. This warranty is not transferable nor extendible to cover any other users or long-term storage of the product. It does not cover products which have been modified, altered or repaired by any other party than Kontron Modular Computers GmbH or their authorized agents. Furthermore, any product which has been, or is suspected of being damaged as a result of negligence, improper use, incorrect handling, servicing or maintenance, or which has been damaged as a result of excessive current/voltage or temperature, or which has had its serial number(s), any other markings or parts thereof altered, defaced or removed will also be excluded from this warranty.

If the customer's eligibility for warranty has not been voided, in the event of any claim, he may return the product at the earliest possible convenience to the original place of purchase, together with a copy of the original document of purchase, a full description of the application the product is used on and a description of the defect. Pack the product in such a way as to ensure safe transportation (see our safety instructions).

Kontron provides for repair or replacement of any part, assembly or sub-assembly at their own discretion, or to refund the original cost of purchase, if appropriate. In the event of repair, refunding or replacement of any part, the ownership of the removed or replaced parts reverts to Kontron Modular Computers GmbH, and the remaining part of the original guarantee, or any new guarantee to cover the repaired or replaced items, will be transferred to cover the new or repaired items. Any extensions to the original guarantee are considered gestures of goodwill, and will be defined in the "Repair Report" issued by Kontron with the repaired or replaced item.

Kontron Modular Computers GmbH will not accept liability for any further claims resulting directly or indirectly from any warranty claim, other than the above specified repair, replacement or refunding. In particular, all claims for damage to any system or process in which the product was employed, or any loss incurred as a result of the product not functioning at any given time, are excluded. The extent of Kontron Modular Computers GmbH liability to the customer shall not exceed the original purchase price of the item for which the claim exists.

Kontron Modular Computers GmbH issues no warranty or representation, either explicit or implicit, with respect to its products' reliability, fitness, quality, marketability or ability to fulfil any particular application or purpose. As a result, the products are sold "as is," and the responsibility to ensure their suitability for any given task remains that of the purchaser. In no event will Kontron be liable for direct, indirect or consequential damages resulting from the use of our hardware or software products, or documentation, even if Kontron were advised of the possibility of such claims prior to the purchase of the product or during any period since the date of its purchase.

Please remember that no Kontron Modular Computers GmbH employee, dealer or agent is authorized to make any modification or addition to the above specified terms, either verbally or in any other form, written or electronically transmitted, without the company's consent.



This page has been intentionally left blank.





---

*Chapter*

**1**

---

# Introduction

---



This page has been intentionally left blank.





## 1. Introduction

The E<sup>2</sup>Brain™ module described in this manual is designed to Kontron Modular Computers' "E<sup>2</sup>Brain™ Module Specification", revision 01. Section 1.1 provides general information regarding this specification and the system environment as envisioned for E<sup>2</sup>Brain™ modules. For more detailed information regarding the "E<sup>2</sup>Brain™ Module Specification", please contact Kontron Modular Computers.

The remaining sub-sections of the Introduction provide more specific details of the EB405 E<sup>2</sup>Brain™ module itself to familiarize the user with this product as a whole.

### 1.1 The E<sup>2</sup>Brain™ Concept

The E<sup>2</sup>Brain™ concept is a highly flexible approach to providing application developers with the ability to concentrate on the definition of application requirements without having to continuously factor in potential restrictions concerning available data processing and communications functionality.

More specific, data processing and communications requirements become a function of the application and not vice versa. This is possible through the implementation of the E<sup>2</sup>Brain™ concept. Unlike other approaches to providing application solutions, the E<sup>2</sup>Brain™ concept concentrates on the most essential aspects of providing data processing and communications without attempting to provide in one entity a complete, self-contained computer system.

The E<sup>2</sup>Brain™ specification first of all defines a PCB module with a form factor of 115 x 75 x 11.6 millimeters. For interfacing with applications, the specification calls for up to four connectors which provide not only interfacing capability for current industry standards but also for future standards or application specific requirements. The type, location, and usage of these connectors is also defined in the specification so as to guarantee standardized compatibility. The specification is open as to the data processing and communications functionality to be implemented which is by definition a function of the application requirements. In addition, the specification envisions considerations for thermal energy dissipation through the implementation of what are to be known as BrainCAP™s (E<sup>2</sup>Brain™ **C**ooling **A**ssembly, **P**rotector) which can range from heat spreaders to highly sophisticated heat sink cooling designs.

The key features of the E<sup>2</sup>Brain™ concept are:

- Very compact and robust form factor
- Independent of CPU architecture
- Scalable, flexible, and open system interface
- PCI Master and Agent Mode
- PCI-64 and PCI-X capability
- Versatile and very powerful communications interfaces
- Complete thermal design concept

#### 1.1.1 E<sup>2</sup>Brain™ Functionality

E<sup>2</sup>Brain™ (Embedded Electronic Brain) is a new platform architecture for advanced computer modules. The E<sup>2</sup>Brain™ specification defines a very compact mechanical form factor and a comprehensive set of functional interfaces which can be adapted to a wide variety of applications. E<sup>2</sup>Brain™ modules provide complete computer cores integrating a high-performance CPU, system memory and - typical for E<sup>2</sup>Brain™ - advanced communications controllers. E<sup>2</sup>Brain™ modules are plugged into customized backplanes or standardized carrier boards



which themselves provide the physical interfaces (PHYs) and connectors, power, and additional IO controllers. Through the use of E<sup>2</sup>Brain™ modules the system developer is relieved of the task of designing computers, and, instead, they permit him to concentrate on the specific product development.

E<sup>2</sup>Brain™ is a computer platform dedicated not just to one architecture like the PC and Windows architecture, but it is open for all architectures including PowerPC, ARM, SH, x86, and others. E<sup>2</sup>Brain™ modules are very suitable for “deeply” embedded applications requiring flexible computing power combined with versatile and high-performance communications power.

Although typical E<sup>2</sup>Brain™ modules are designed to be low power consumption devices, they are part of a well thought out thermal design concept which considers the thermal aspects right from the beginning. Where higher power consumption is unavoidable, E<sup>2</sup>Brain™ modules are fitted with appropriate BrainCAP™s. By utilizing BrainCAP™s, cooling, mechanical stabilization, and EMI protection are combined in a single concept to satisfy almost any application requirement.

### 1.1.2 Basic Architecture

The following figure illustrates the basic functional architecture of E<sup>2</sup>Brain™ modules. Common to all E<sup>2</sup>Brain™ modules are the data processing and communications core and the system and communications interfaces.

The application requirements determine the functionality required of the E<sup>2</sup>Brain™ module core which in turn mandates the functionality to be provided by the system and communications interfaces. Both of these interfaces are comprised of a base set and an extended set of functional features.


The system interface to the application is accomplished through connectors Pn1 and Pn2. Connector Pn1 provides the base set of system interfacing and Pn2 the extended set. If the application does not require extended system interfacing, it is not necessary to populate connector Pn2. The same analogy applies to the communications interfacing whereby connector Pn3 provides the base set of communications interfacing and Pn4 the extended set. Pn4 is not required to be populated if there is not an application requirement for it. This concept together with a corresponding core provides a maximum of scalability and flexibility to satisfy the most demanding of applications.

### 1.1.3 E<sup>2</sup>Brain™ System Environment

The E<sup>2</sup>Brain™ module form factor and mechanical and electrical interfacing are so conceived as to allow the use of E<sup>2</sup>Brain™ modules in practically any kind of system environment. These mezzanine modules can easily be integrated on most standardized carrier boards (VME, CompactPCI, PC PCI, etc.) as well as any other conceivable type of carrier board capable of providing the required mechanical and electrical infrastructure.

In addition to this infrastructure, thermal energy dissipation requirements must be taken into consideration when implementing applications using E<sup>2</sup>Brain™ modules. The E<sup>2</sup>Brain™ concept basically calls for modules to provide their own thermal energy dissipation. It may, however, be necessary to add additional thermal energy dissipation capability depending on the overall system environment. To satisfy such requirements, E<sup>2</sup>Brain™ modules may be equipped with specially designed cooling devices that are adapted to the specific system environment.

Figure 1-1: E<sup>2</sup>Brain™ Basic Architecture



28249.01.UG.VC.041018/094010



## 1.2 EB405 System Overview


This E<sup>2</sup>Brain™ module is designed for applications requiring cost effective, high performance data processing capability where compact size, low power consumption, and interfacing flexibility are key factors for achieving a successful system design.

Specifically, system integrators are provided with a comprehensive set of industry standard interfaces from a range of low, medium, and high speed system level data exchange and monitor and control I/Os, and communications I/Os such as Ethernet and high speed serial data I/Os.

System integration of an EB405 E<sup>2</sup>Brain™ module requires a carrier board (industry standard or custom) which interfaces the application with the EB405 module. All signal conditioning, mechanical, and electrical interfacing with the application must be accomplished by the carrier board.

In addition, physical packaging and thermal energy dissipation must be provided by the system. As the EB405 is designed as a low power consumption device, it does not pose any special requirements for cooling. Integration on a carrier board is done via the four connectors and standoffs which allow for secure mounting to the carrier board. The following figure illustrates a typical integration of an E<sup>2</sup>Brain™ module with a BrainCAP™ on a custom carrier board.

**Figure 1-2: E<sup>2</sup>Brain™ Module on a Custom Carrier Board**



## 1.3 Product Overview

The EB405 E<sup>2</sup>Brain™ PowerPC Processor Module is a part of an innovative concept to provide system integrators with a complete range of off-the-shelf as well as custom embedded computer cores for the most demanding of applications.

This module, designed around the IBM 405EP PowerPC processor, provides a comprehensive set of standard computer functionality coupled with industry standard system and communications I/O capability. Realized on a compact, standardized, mezzanine board the EB405 provides a complete embedded computer core which can be readily integrated into many applications.





The basic functions of this board are to provide high performance data processing capability as well as flexible and comprehensive system and communications I/O. The major elements involved in these processes are: the 405EP PowerPC processor, the BPCC logic controller which is realized in a complex programmable logic device (CPLD), two on-chip high speed serial data UARTs, one on-board high speed serial DUART (optional), two on-chip Fast Ethernet controllers with onboard Fast Ethernet PHYs, and two system and two communications interfacing connectors. The EB405 provides four system I/Os: I<sup>2</sup>C, LPC, a PCI-bus, a serial terminal; and five communications I/Os: three high speed serial (two optional), and two Fast Ethernet. In addition, there are various onboard memory elements available: SDRAM, SRAM (optional), FLASH, and EEPROM as well as a provision for accessing off-board CompactFlash. For test and programming purposes there is also a JTAG/TAP interface available.

The following table provides a quick overview of the EB405 module.

**Table 1-1: EB405 Product Overview**

EB405 FEATURES	DESCRIPTION
Product Type	High performance PowerPC embedded computer core: <ul style="list-style-type: none"> <li>• Processor: IBM PowerPC 405EP</li> <li>• Memory: SDRAM, SRAM (optional), FLASH, EEPROM</li> <li>• Multiple system and communications I/Os</li> <li>• Form factor: E<sup>2</sup>Brain™ standard: 115 x 75 x 11.6 mm</li> <li>• Complies with the E<sup>2</sup>Brain™ specification</li> </ul>
I/Os	System: <ul style="list-style-type: none"> <li>• I<sup>2</sup>C</li> <li>• LPC</li> <li>• PCI-bus</li> <li>• Serial: terminal</li> <li>• CompactFlash</li> <li>• GPIO</li> </ul> Communications: <ul style="list-style-type: none"> <li>• High speed serial (optional)</li> <li>• Ethernet (10/100 Mbit Fast Ethernet)</li> </ul>
Other	Test and Programming: <ul style="list-style-type: none"> <li>• JTAG/TAP</li> <li>• GPIO (TRACE)</li> </ul> Monitor and Control: <ul style="list-style-type: none"> <li>• Reset</li> <li>• GPIOs (General Purpose IOs)</li> <li>• Switches</li> </ul>



## 1.4 Board Overview

### 1.4.1 Board Introduction

The EB405 is a high performance mezzanine computer module compliant to the Kontron Modular Computers' E<sup>2</sup>Brain™ Module Specification, revision 01.

This E<sup>2</sup>Brain™ module is comprised of a computer core, the IBM PPC405EP processor, and a standard set of E<sup>2</sup>Brain™ system and communications interfaces as well as onboard memory.

The computer core provides direct interfacing for the system interfaces: I<sup>2</sup>C, PCI, terminal, and test and programming. The remaining memory, system, and communications interfaces are realized using the core's controller interfaces (SDRAM, ROM/Flash, and Ethernet) in conjunction with corresponding interfacing and BPCC (Board Process/Communications Controller) devices (DUART and Ethernet PHY).

As thermal energy dissipation is a function of the application, the EB405 E<sup>2</sup>Brain™ module is only equipped with a BrainCAP™ when required.

### 1.4.2 Board Specific Information

Major board components of the EB405 E<sup>2</sup>Brain™ module are:

- Computer core: IBM 405EP PowerPC processor
- Board Process/Communications Controller (BPCC; realized in a CPLD)
- DUART (optional)
- Fast Ethernet PHYs
- System memory interface: SDRAM, soldered
- SRAM device (optional)
- Soldered FLASH device
- Serial EEPROM device
- RTC
- Reset controller
- GoldCap (SRAM and RTC backup) (optional)
- Two System Interface connectors
- Two Communications Interface connectors
- BrainCAP™ heatsink for EB405 (optional)



## 1.5 System Relevant Information

The following system relevant information is general in nature but should still be considered when developing applications using the EB405.

**Table 1-2: System Relevant Information**

SUBJECT	INFORMATION
<b>System Configuration</b>	The EB405 operates with a PCI system clock frequency of 33 MHz (66 MHz optional). The number of EB405s which can be installed in any one system depends solely on the number of carrier interfaces available.
<b>Master/Slave Functionality</b>	The EB405 functions as a PCI Master (Agent function optional)
<b>System Controller</b>	The EB405 can function as a system controller.
<b>Application Interfacing</b>	The application interfacing to the EB405 must comply with the specifications set forth in this manual.

### 1.5.1 System Configuration

System configuration is solely a function of the application, however, when implementing applications, precautions must be taken to ensure that the signals of the EB405 are properly terminated in accordance with the specifications set forth in this manual. For this reason it will be necessary for system integrators to ensure proper signal conditioning for their applications before interfacing with the EB405. In addition, it is imperative that signal interference be kept to a minimum.

### 1.5.2 Operating Software

The EB405 is supplied with appropriate operating system and board support software for board operation.

## 1.6 Board Diagrams

The following diagrams provide additional information concerning board functionality and component layout.


### LEGEND FOR FIGURE 1-4:

- CF** CompactFlash
- FE** Fast Ethernet
- GPIO** General Purpose IO
- HSS** High Speed Serial
- I<sup>2</sup>C** Inter-Integrated Circuit
- LPC** Low Pin Count
- M/C** Monitor and Control
- PCI** Peripheral Component Interface
- T** Terminal (Serial Interface)
- T/P** Test/Programming




1.6.1 Application System Interfacing

Figure 1-3: EB405 Application System Interfacing Diagram



1.6.2 System Level Interfacing

Figure 1-4: EB405 System Level Interfacing Diagram



1.6.3 Board Layout

Figure 1-5: EB405 Board (Top View)





Figure 1-6: EB405 Board (Bottom View)





## 1.7 Technical Specifications

Table 1-3: EB405 Main Specifications

	EB405	Specifications
Processor and Related	Processor	IBM PowerPC 405EP, 266 MHz
	Cache Structure	16 KB instruction cache and 16 KB data cache; L2 cache: 256 KB
	On Chip Controllers	SDRAM, External Bus, PCI Bridge, FE, I2C, UART, GPIO
	Main Memory	Soldered SDRAM: up to 256 MB, 32-bit, 133 MHz
	Watchdog	Watchdog generates exception condition: system reset, interrupt, or cascading
	RTC	Real-time clock, optionally backed up using GoldCap with the data retention being typically about 5 to 6 days or via auxiliary power
	BPCC	Board Process/Communications Controller: controls External Bus interfacing to the CompactFlash, provides LPC interface and monitor and control functions
Peripheral Memory	SRAM	Optional 1 MB soldered, 512k x 16 (Optionally backed up using Gold Cap with the data retention being typically about 5 to 6 days or via auxiliary power)
	EEPROM (I <sup>2</sup> C)	64 kBit soldered, serial access
	Flash	Minimum of 4 MB and up to 32 MB soldered, 16-bit
External Interfaces	PCI	On-chip controller, 32-bit, 33 MHz, PCI System Master mode (66 MHz and Agent mode optional)
	LPC	Low Pin Count sub-set, 8-bit IO and memory space access, realized in BPCC
	I <sup>2</sup> C	On-chip, message interface, full master/slave
	CF	CompactFlash, via External Bus
	Fast Ethernet	Two 10/100 Mbit FE channels via on-chip FE controllers, MDI (on-board PHY)
	Serial Ports	Terminal: One serial port: TTL: TERM (Terminal)  High Speed Serial: Three ports, full modem TTL: SER1 TTL: SER2 TTL: SER3
T/P Interfaces	JTAG/TAP	JTAG interface for programming and testing purposes
	TRACE	TRACE interface available on J4 connector (GPIO multiplexed signals)
M/C Interfaces	Inputs	Seven system/application control inputs available Three inputs available for general purpose (with interrupt capability)
	Outputs	Five system/application monitor outputs available Four outputs available for application use



Table 1-3: EB405 Main Specifications (Continued)

	EB405	Specifications
<b>General</b>	Mechanical	Conforms with Kontron Modular Computers' "E <sup>2</sup> Brain™ Module Specification", revision 01
	Connector Types	The following connector types are standard on the EB405: System Interface: J1 (Pn1) HiRose FX8C - 140P - SV (Header) System Interface: J2 (Pn2) HiRose FX8C - 80P - SV (Header) Extension Communication: J3 (Pn3) HiRose FX8C - 80P - SV (Header) Interface Communication: J4 (Pn4) HiRose FX8C - 140P - SV (Header) Interface Extension
	Temperature Range	Operational: 0°C to +70°C Standard -40°C to +85°C E2 Storage: -55°C to +125°C
	Climatic Humidity	93% relative humidity at 40°C, non-condensing
	Dimensions	115 mm L x 75 mm W x nn mm H (where H is function of application)
	Board Weight	47 grams minimum (depends on options configuration: DUART, SDRAM, etc.)





## 1.8 Applied Standards

The Kontron Modular Computers' E<sup>2</sup>Brain™ module EB405 complies with the requirements of the following standards:

**Table 1-4: Applied Standards**

	TYPE	STANDARD
CE	Emission	EN55022
	Immunity, Industrial Environment	EN61000-6-2
	Immunity, IT Equipment	EN55024
	Electrical Safety	EN60950 Note: The EB405 is specified I/O only for: SELV and EVL. It is <b>NOT SPECIFIED</b> for "Hazardous"
MECHANICAL	Mechanical Dimensions	IEEE 1101.1
ENVIRONMENTAL TESTS	Vibration, Sinusoidal	IEC 60068-2-6
	Random Vibration, Broadband	IEC 60068-2-64
	Bump	IEC 60068-2-29
	Single Shock	IEC 60068-2-27
	Temperature Tests A: Cold	IEC 60068-2-1
	Temperature Tests B: Dry Heat	IEC 60068-2-2
	Climatic Humidity	IEC 60068-2-78
PRODUCT PACKAGING	Transport and Storage	IEC 61131-2
	ESD Protection	IEC 61340-5-1 and IEC 61340-5-2

## 1.9 Related Publications

**Table 1-5: Related Publications**

	ISSUED BY	DOCUMENT
PCI	PCI-SIG	PCI Local Bus Specification, R.2.2
LPC	Intel®	Intel® Low Pin Count (LPC) Interface Specification, Rev. 1.1
I <sup>2</sup> C	Philips	I2C-BUS SPECIFICATION, Rev. 2.1
E <sup>2</sup> Brain	Kontron Modular Computers	E <sup>2</sup> Brain™ Module Specification, Rev. 01



This page has been intentionally left blank.





*Chapter* **2**

---

# Functional Description

---



This page has been intentionally left blank.





## 2. Functional Description

The following chapters present more detailed, board level information about the EB405 E<sup>2</sup>Brain™ PowerPC Processor Module whereby the board components and their basic functionality are discussed in general.

### 2.1 General Information

The EB405 is comprised basically of the following:

- IBM PPC 405EP Processor
  - PowerPC™ processor core
  - Peripheral logic
    - External bus
    - Fast Ethernet
    - SDRAM memory
    - PCI interface
    - I<sup>2</sup>C interface
    - Dual UART serial interface
    - JTAG/TAP and debug interfaces
    - GPIO
- Board Process/Communications Controller (BPCC)
  - Realized in an CPLD device
  - Controls External Bus interfacing (SRAM, FLASH, high speed serial, CompactFlash)
  - Provides LPC interface
  - Provides system monitor and control functions
- System interfaces for:
  - I<sup>2</sup>C bus
  - LPC bus
  - PCI bus
  - CompactFlash (CF) interface
  - Terminal serial interfacing
  - Monitor and Control (M/C) interfacing
  - Test and Programming (T/P) interfacing
- Communications interfaces for:
  - High Speed Serial (HSS) communications
  - Fast Ethernet (FE)
- Memory
  - Main memory SDRAM, soldered
  - Soldered SRAM (optional); backed-up using a GoldCap (optional) or auxiliary power
  - Soldered FLASH
  - Serial EEPROM
- Monitor and Control
  - Interfacing for LEDs, operator switches, system monitor/control signals
  - RTC
  - Watchdog timer
  - Clock generation



- Reset generation
- Board control registers
- Test and Programming
  - JTAG/TAP interface
  - TRACE debugging interface
- Software
  - Operating system
  - Board support package
  - Boot strap loader (NetBootLoader)

### 2.1.1 IBM PowerPC 405EP Processor

The EB405 is based on IBM's PPC405EP processor which integrates a large number of peripherals. Important features of the EB405 are as follows:

- 405EP processor core
  - 32-bit core that implements the PowerPC architecture
  - 16 Kbyte L1 instruction cache and 16 Kbyte L1 data cache
  - Eight words (32 bytes) per cache line
  - PowerPC User Instruction Set Architecture (UISA) and extensions for embedded applications
  - Thirty-two 32-bit general purpose registers (GPRs)
  - Static branch prediction
  - Five-stage pipeline with single-cycle execution of most instructions, including loads/stores
  - Unaligned load/store support to cache arrays, main memory, and on-chip memory (OCM)
  - Hardware multiply/divide for faster integer arithmetic (4-cycle multiply, 35-cycle divide)
  - Multiply-accumulate instructions
  - Enhanced string and multiple-word handling
  - True little endian operation
  - Forward and reverse trace from a trigger event
  - Memory Management
  - PowerPC timer facilities
  - Debug Support
  - Minimized interrupt latency
  - Advanced power management support
- Bus and Peripheral Features
  - Processor local bus (PLB)
  - On-chip peripheral bus (OPB)
  - PC-100 and PC-133 compatible synchronous DRAM (SDRAM) controller, 32-bit interface for non-ECC applications
  - External bus controller (EBC)
    - Flash/Boot ROM interface
    - Direct support for 8- or 16-bit SRAM or external peripherals
  - PCI bus, designed to Revision 2.2 (32 bit, up to 66 MHz)
    - PCI bus interface operates asynchronously to the PLB
    - Internal PCI bus arbiter that can be disabled for use with an external arbiter



- Two Ethernet 10/100 Mbps (full-duplex) controllers with memory access layer (MAL) support
- Interrupt controller supporting programmable interrupt handling from a variety of sources
- Two 8-bit serial ports (16750 compatible UARTs)
- Inter-integrated circuit (I2C) controller
- General purpose I/O (GPIO) controller

### 2.1.2 Board Process/Communications Controller (BPCC)

The BPCC provides extensive interfacing and monitor/control functionality for the EB405. It provides control and addressing for the External Bus devices, control of the CPU configuration and board, and an onboard register set. The LPC interface and the watchdog timer are also realized in the BPCC as well as the monitor and control interfaces.

### 2.1.3 System Interfacing

The EB405 E<sup>2</sup>Brain™ module is supplied with a comprehensive set of system interfacing capabilities. The standard set of system interfaces is routed through the System Interface connector J1 (Pn1). An extended set of system interfacing is routed through the System Interface Extension connector J2 (Pn2).

The System Interface connector J1 provides interfacing for the following:

- I<sup>2</sup>C bus
- LPC bus
- PCI bus
- Terminal serial interfacing (TERM)
- Monitor and Control (M/C) interfacing
- Test and Programming (T/P) interfacing (JTAG/TAP)

The System Interface Extension connector J2 provides interfacing for the following:

- CompactFlash (CF) interface
- GPIO

### 2.1.4 Communications Interfacing

The EB405 E<sup>2</sup>Brain™ module is also supplied with a comprehensive set of communications interfacing capabilities which are routed through the Communications Interface connector J3 (Pn3). On connector J4 (Pn4), the Communications Interface Extension, the EB405 provides a subset of nine PPC405EP multiplexed general purpose IO signals which are available either for application development or specific application functionality.

The Communications Interface connector J3 provides interfacing for the following:

- High Speed Serial (HSS) interfacing (TTL level) (SER1, SER2, SER3)
- Fast Ethernet (MDI interface) (ETH1, ETH2)

The Communications Interface Extension connector J4 provides interfacing for the following:

- T/P Debug (TRACE)
- GPIO



## 2.1.5 Memory

Main memory for the EB405 is provided by soldered SDRAM up to 256 MB. One MB of optional SRAM is provided for more permanent storage of application and system data. Up to 32 MB of soldered FLASH is available for ROMable operating systems and boot strap loaders. Finally, there is a 64 kBit (8 x 8 kbit) serial EEPROM connected to the I<sup>2</sup>C bus for system use.

## 2.1.6 Monitor and Control (M/C)

Various monitor and control functions are available for use with the EB405 E<sup>2</sup>Brain™ module. Twelve M/C signals are available on the System Interface for application usage. In addition, the EB405 provides a RTC, a watchdog timer, clock generators, a reset controller, and variety of board control registers.

## 2.1.7 Test and Programming

The EB405 supports the comprehensive set of PPC405EP debugging and JTAG/TAP functionality. Interfacing for this functionality is available on the System Interface.

## 2.1.8 Software

The EB405 is supported by various operating systems. In addition, board support packages are available as well as the “NetBootLoader” bootstrap loader.

## 2.2 Board-Level Interfacing Diagram


The following figure demonstrates the interfacing structure between the internal processing modules of the EB405 and other major EB405 module components. Where EB405 system elements have common interfacing they are grouped into a block. Interfacing common to only one element of a block is indicated with a direct connecting line. The interfacing lines are shown in white where they are on board and in black for board external interfacing.

### LEGEND FOR FIGURE 2-1

<b>BPCC</b> Board Process/Communications Controller	<b>OPB</b> On-Chip Peripheral Bus
<b>CF</b> CompactFlash	<b>PCI</b> Peripheral Component Interface
<b>CI</b> Communications Interface (J3)	<b>PLB</b> Processor Local Bus
<b>CIE</b> Communications Interface Extension (J4)	<b>RTC</b> Real Time Clock
<b>EBC</b> External Bus Controller	<b>SDRAM</b> SDRAM Memory Controller
<b>EMAC</b> Fast Ethernet Controller	<b>SI</b> System Interface (J1)
<b>FE</b> Fast Ethernet	<b>SIE</b> System Interface Extension (J2)
<b>GPIO</b> General Purpose IO	<b>T</b> Terminal (Serial Interface)
<b>GPT</b> General Purpose Timers	<b>T/P</b> Test/Programming
<b>HSS</b> High Speed Serial	<b>UART</b> Universal Asynchronous Receiver Transmitter
<b>I<sup>2</sup>C</b> Inter-Integrated Circuit	
<b>IC</b> Interrupt Controller	
<b>LPC</b> Low Pin Count	
<b>M/C</b> Monitor/Control	
<b>MAL</b> Memory Access Layer	
<b>MEM</b> Memory	



Figure 2-1: EB405 Board Level Interfacing



28249.01.UG.VC.041018/094056



## 2.3 System Interface

As the name implies, this interface provides the basic application connection functionality required to integrate the EB405 E<sup>2</sup>Brain™ module either as a high performance core or as a dedicated, special purpose subsystem within a comprehensive data processing and handling system.

The System Interface is realized using a 140-pin, HIROSE FX8C-140P-SV connector designated as J1 (Pn1) which is designed to mate with a 140-pin, HIROSE FX8C-140S-SV connector on the EB405 carrier board. The following table provides an overview of the signal types and a brief description of the interfacing realized on this connector. The ensuing sections provide more detailed information concerning the signal specification for this interface.

**Table 2-1: System Interface J1 (Pn1) Signal Types**

SIGNAL TYPE	DESCRIPTION
POWER	EB405 E <sup>2</sup> Brain™ module input power, grounds, battery backup power, PCI signaling voltage V(I/O)
MONITOR AND CONTROL (M/C)	Control signals for E <sup>2</sup> Brain™ module operation, configuration, and additional GPIO interfacing
TEST AND PROGRAMMING (T/P)	JTAG/TAP interface
TERMINAL	One serial interface for connecting a terminal
I2C	One I2C standard interface for low speed, serial, inter-chip communications
LPC	One LPC standard interface for (GP)IOs and simple memory interfacing
PCI	One PCI standard interface for PCI-bus interfacing

### 2.3.1 J1 (Pn1) Connector Pinout

Because the E<sup>2</sup>Brain™ specification defines signal interfacing which is at the physical component level, the actual electrical characteristics of signals are for the most part different from those which are specified using accepted industry standards which apply more to unit-to-unit level signals. Only in those cases where the industry standard for such signals is at the physical component level are the characteristics of the signals specified compliant with the standard indicated, for example: PCI compliant signals.

The following table provides signal pinouts along with information concerning signal characteristics for connector J1 (Pn1) of EB405 E<sup>2</sup>Brain™ module.

Table 2-2: Pinout of J1 (Pn1) Connector

PIN	SIGNAL	TYPE	SIGNAL GROUP	REMARKS
1	GND	I	POWER	
2	AUX-Power	I	POWER	Used to supply power to RTC and SRAM
3	SDA	I/O	I2C	Internal pull-up: 4.7kΩ; input signal levels must not exceed 3.6V
4	SCL	I/O	I2C	Internal pull-up: 4.7kΩ; input signal levels must not exceed 3.6V
5	MC6	O	M/C	High, if Control Register 0 = 0; low, if Control Register 0 = 1; can be used to drive a LED; this signal toggles during bootloader startup; 8 mA drive capability for TTL output levels
6	+3.3V	I	POWER	
7	MC0	I	M/C	Reset input, active low; reset controller, MAX793T, has internal pull-up
8	MC7	O	M/C	Can be used for Watchdog activity LED, low if WD enabled; 8 mA drive capability for TTL output levels
9	MC2	I	M/C	Internal pull-up: 4.7kΩ
10	MC1	I	M/C	Internal pull-up: 4.7kΩ; interrupt request, ABORT functionality during bootloader startup
11	+3.3V	I	POWER	
12	GND	I	POWER	
13	MC3	I	M/C	Internal pull-up: 4.7kΩ
14	MC11	O	M/C	High, if Control Register 1 = 0; low, if Control Register 1 = 1; can be used to drive a LED; 8 mA drive capability for TTL output levels
15	MC4	I	M/C	Internal pull-up: 4.7kΩ; this pin should be left open
16	MC5	I	M/C	Internal pull-up: 4.7kΩ
17	MC9	O	M/C	Open collector: driven low if Control Register 3 = 0; high impedance if Control Register 3 = 1; this signal requires an external pull-up: 1kΩ to 10kΩ
18	MC8	I	M/C	Internal pull-up: 4.7kΩ; leave this signal open if used in Standalone/Master configuration; connect to GND to force Slave-Mode (Slave mode operation is optional on the EB405, it is not standard)
19	GND	I	POWER	
20	MC10	O	M/C	Open collector: driven low if Control Register 5 = 0; high impedance if Control Register 5 = 1; this signal requires an external pull-up: 1kΩ to 10kΩ
21	LPCCLK	O	LPC	
22	RESERVED		LPC	This pin is not connected internally
23	LAD0	I/O	LPC	Internal pull-up: 4.7kΩ
24	LAD1	I/O	LPC	Internal pull-up: 4.7kΩ
25	LAD2	I/O	LPC	Internal pull-up: 4.7kΩ
26	+3.3V	I	POWER	



**Table 2-2: Pinout of J1 (Pn1) Connector**

PIN	SIGNAL	TYPE	SIGNAL GROUP	REMARKS
27	LFRAME#	O	LPC	
28	GND	I	POWER	
29	SERIRQ	I/O	LPC	Internal pull-up: 4.7kΩ
30	LAD3	I/O	LPC	Internal pull-up: 4.7kΩ
31	TER_TxD	O	T/C	TTL-Level
32	RESERVED		LPC	This pin is not connected internally
33	+3.3V	I	POWER	
34	RESERVED		T/C	This pin is not connected internally
35	GND	I	POWER	
36	RESERVED		T/C	This pin is not connected internally
37	TER_RxD	I	T/C	Internal pull-up: 100kΩ; input signal levels must not exceed 5.5V
38	RESERVED		T/P	This pin is not connected internally
39	EMU_VCC	O	T/P	Provides the suitable IO voltage to an Emulation probe; connected internally to 3.3V
40	RESERVED	I	T/P	This pin is not connected internally
41	RESERVED		T/P	This pin is not connected internally
42	GND	I	POWER	
43	SYS_HALT		T/P	Internal pull-up: 10kΩ
44	TMS	I	T/P	Internal pull-up: 10kΩ
45	TRST	I	T/P	Internal pull-up: 10kΩ
46	+3.3V	I	POWER	
47	TCK	I	T/P	Internal pull-up: 10kΩ
48	TDO	O	T/P	
49	RESERVED		I2C	This pin is not connected internally
50	TDI	I	T/P	Internal pull-up: 4.7kΩ
51	GND	I	POWER	
52	RESERVED		I2C	This pin is not connected internally
53	PCI-CLK-OUT-0	O	PCI	
54	V(I/O)	I	POWER	This pin defines the PCI Signaling Voltage. This pin must be connected to 5V or 3.3V according to the PCI devices on the carrier.
55	+3.3V	I	POWER	
56	PCI-CLK-IN	I	PCI	Clock input used in Agent-Mode; leave unconnected in Master-Mode
57	PCI-CLK-OUT-1	O	PCI	
58	GND	I	POWER	
59	PCI-RST#	O	PCI	Can also be used to reset other carrier devices

Table 2-2: Pinout of J1 (Pn1) Connector

PIN	SIGNAL	TYPE	SIGNAL GROUP	REMARKS
60	PCI-CLK-OUT-2	O	PCI	
61	INTA#	I	PCI	Master Mode: internal pull-up: 2.7kΩ; Slave Mode: no pull-up
62	INTC#	I	PCI	Master Mode: internal pull-up: 2.7kΩ; Slave Mode: no pull-up
63	INTB#	I	PCI	Master Mode: internal pull-up: 2.7kΩ; Slave Mode: no pull-up
64	GNT#0	I/O	PCI	Master Mode: no pull-up; Slave Mode: internal pull-up: 2.7kΩ
65	INTD#	I	PCI	Master Mode: internal pull-up: 2.7kΩ; Slave Mode: no pull-up
66	+3.3V	I	POWER	
67	GND	I	POWER	
68	GNT#1	O	PCI	
69	AD31	I/O	PCI	
70	GNT#2	O	PCI	
71	AD29	I/O	PCI	
72	REQ#0	I/O	PCI	Master Mode: internal pull-up: 2.7kΩ; Slave Mode: no pull-up
73	AD27	I/O	PCI	
74	REQ#1	I	PCI	Internal pull-up: 2.7kΩ
75	+3.3V	I	POWER	
76	GND	I	POWER	
77	AD25	I/O	PCI	
78	REQ#2	I	PCI	Internal pull-up: 2.7kΩ
79	C/BE3#	I/O	PCI	
80	AD30	I/O	PCI	
81	AD23	I/O	PCI	
82	AD28	I/O	PCI	
83	GND	I	POWER	
84	AD26	I/O	PCI	
85	AD21	I/O	PCI	
86	AD24	I/O	PCI	
87	V(I/O)	I	POWER	This pin defines the PCI Signaling Voltage. This pin must be connected to 5V or 3.3V according to the PCI devices on the carrier.
88	+3.3V	I	POWER	
89	AD19	I/O	PCI	
90	IDSEL	I	PCI	Master Mode: internal pull-down: 4.7kΩ; Slave Mode: no pull-down
91	AD17	I/O	PCI	
92	GND	I	POWER	
93	C/BE2#	I/O	PCI	



**Table 2-2: Pinout of J1 (Pn1) Connector**

PIN	SIGNAL	TYPE	SIGNAL GROUP	REMARKS
94	AD22	I/O	PCI	
95	+3.3V	I	POWER	
96	AD20	I/O	PCI	
97	IRDY#	I/O	PCI	Master Mode: internal pull-up: 2.7kΩ; Slave Mode: no pull-up
98	AD18	I/O	PCI	
99	DEVSEL#	I/O	PCI	Master Mode: internal pull-up: 2.7kΩ; Slave Mode: no pull-up
100	AD16	I/O	PCI	
101	GND	I	POWER	
102	FRAME#	I/O	PCI	Master Mode: internal pull-up: 2.7kΩ; Slave Mode: no pull-up
103	PCI-X-CAP	I/O	PCI	Connected with 0Ω to GND; EB405 does not support PCI-X
104	GND	I	POWER	
105	LOCK#	I/O	PCI	Master Mode: internal pull-up: 2.7kΩ; Slave Mode: no pull-up
106	TRDY#	I/O	PCI	Master Mode: internal pull-up: 2.7kΩ; Slave Mode: no pull-up
107	PERR#	I/O	PCI	Master Mode: internal pull-up: 2.7kΩ; Slave Mode: no pull-up
108	STOP#	I/O	PCI	Master Mode: internal pull-up: 2.7kΩ; Slave Mode: no pull-up
109	SERR#	I/O	PCI	Master Mode: internal pull-up: 2.7kΩ; Slave Mode: no pull-up
110	+3.3V	I	POWER	
111	GND	I	POWER	
112	PAR	I/O	PCI	
113	C/BE1#	I/O	PCI	
114	AD15	I/O	PCI	
115	AD14	I/O	PCI	
116	V(I/O)	I	POWER	This pin defines the PCI Signaling Voltage. This pin must be connected to 5V or 3.3V according to the PCI devices on the carrier
117	AD12	I/O	PCI	
118	AD13	I/O	PCI	
119	AD10	I/O	PCI	
120	AD11	I/O	PCI	
121	+3.3V	I	POWER	
122	AD9	I/O	PCI	
123	M66EN	I/O	PCI	Connected with 0Ω to GND; standard EB405 is 33MHz only; 66MHz operation is optional
124	GND	I	POWER	
125	AD8	I/O	PCI	
126	C/BE0#	I/O	PCI	

Table 2-2: Pinout of J1 (Pn1) Connector

PIN	SIGNAL	TYPE	SIGNAL GROUP	REMARKS
127	AD7	I/O	PCI	
128	AD6	I/O	PCI	
129	AD5	I/O	PCI	
130	+3.3V	I	POWER	
131	GND	I	POWER	
132	AD4	I/O	PCI	
133	AD3	I/O	PCI	
134	AD2	I/O	PCI	
135	AD1	I/O	PCI	
136	AD0	I/O	PCI	
137	ACK64#	I/O	PCI	Master Mode: internal pull-up 2.7kΩ; Slave Mode: no pull-up, ACK64# signal not used on this board
138	REQ64#	I/O	PCI	Master Mode: internal pull-up: 2.7kΩ; Slave Mode: no pull-up, REQ64# signal not used on this board
139	+3.3V	I	POWER	
140	GND	I	POWER	

### 2.3.2 Power Interface

For the EB405 E<sup>2</sup>Brain™ module, a single power supply voltage of 3.3 VDC is specified. The following table summarizes the power specifications.

Table 2-3: EB405 Power Interface Requirements

VOLTAGE	DESCRIPTION
+ 3.3 VDC	Input voltage tolerance: +5% to -3% Supply voltage ripple: 100 mV peak-to-peak
GND	Ground voltage reference input
AUX-Power	Optional auxiliary power input for battery backup of CMOS memory devices; input voltage must be: 3.0V ≤ AUX-Power ≤ 3.5V
V(I/O)	PCI signalling voltage selection. Requires 3.3V; 5V PCI signalling is optional



### 2.3.3 Monitor and Control Interface

This interface is comprised of a set of twelve IO signals which can be used to facilitate system integration.

The following table provides a listing of Monitor and Control signals along with a brief description.

**Table 2-4: Monitor and Control Interface Signal Description**

SIGNAL	DESCRIPTION
MC0	Reset input, debounced (e.g. for push button switch)
MC1	Input, interrupt request, debounced (e.g. for ABORT switch)
MC2	Input, suitable for maskable interrupt operation
MC3	Input, suitable for maskable interrupt operation
MC4	Input, factory mode, used as boot control signal on the EB405; low = boot from LPC device; high or open = boot from onboard FLASH
MC5	Input, suitable for maskable interrupt operation
MC6	Output, LED1, RUN or general purpose LED; can be also used as a general purpose output after the bootloader startup, 8 mA output load capability for TTL levels
MC7	Output, WD_LED, low when WD enabled, 8 mA output load capability for TTL levels
MC8	Input, AGENT, low = PCI Agent mode, high or open = PCI Master mode
MC9	Output, open collector, this signal requires an external pull-up of 1kΩ to 10kΩ
MC10	Output, open collector, this signal requires an external pull-up of 1kΩ to 10kΩ
MC11	Output, LED2, general purpose LED; can be also used as a general purpose output, 8 mA output load capability for TTL levels

### 2.3.4 JTAG Test and Programming Interface

This Test and Programming interface supports JTAG/TAP and ISP operations. This interface can be used for connecting hardware emulators and debuggers, and for “in system programming” (ISP) of programmable hardware as well as in system testing (JTAG). It is comprised of a set of six signals whereby some are common to all three interfaces and some are dedicated to only one.

The following table provides a listing of the JTAG Test and Programming interface signals and a brief description.






**Table 2-5: JTAG Test and Programming Interface Signal Description**

SIGNAL	DESCRIPTION
TCK	Test Clock in for JTAG/ISP and emulator/debugger
TDI	Test Data In for JTAG/ISP and emulator/debugger
TDO	Test Data Out JTAG/ISP and emulator/debugger
TMS	Test Mode Select, input for JTAG/ISP and emulator/debugger
TRST	Test Reset, input for JTAG/ISP and emulator/debugger
SYS_HALT	Halt input for emulator/debugger
EMU_VCC	Reference Voltage of the JTAG/TAP core

### 2.3.5 Terminal Interface

The EB405 provides one serial interface for supporting a terminal port. This interface is realized using the PPC405EP on-chip UART 1, and as such provides only a two wire interface without hardware handshake signals.

The following table provides a listing of the Terminal interface signals and a brief description.

**Table 2-6: Terminal Interface Signal Description**

SIGNAL	DESCRIPTION
TXD1	Serial Transmit Data output
RXD1	Serial Receive Data signal input



#### **Note...**

The corresponding serial signals on the EB405 are TTL logic level signals. Therefore, the transceiver for RS232 must be provided by the carrier board.



#### **WARNING!**

The signal level on the receive line must not exceed 5.5V. Transients and signal levels higher than 5.5V may damage the board.



## 2.3.6 I2C Interface

The EB405 E<sup>2</sup>Brain™ module provides one I2C serial interface for supporting direct interfacing EB405 and carrier board devices. This interface is two signals wide and fully supports the I2C specification.

The following table provides a listing of the I2C interface signals and a brief description.

**Table 2-7: I2C Interface Signal Description**

SIGNAL	DESCRIPTION
SCL	Serial Clock Line
SDA	Serial Data line

The onboard I2C devices of the EB405 are:

- RTC (refer to chapter 4.6)
- User EEPROM (refer to chapter 4.8)

Refer to the IBM PPC405EP User's Manual for I2C programming information.



### **WARNING!**

The signal level on the I2C lines must not exceed 3.6V. Transients and signal levels higher than 3.6V may damage the board.

## 2.3.7 LPC Interface

One Low Pin Count (LPC) interface for supporting simple IOs, simple memory devices, and IO controllers is available with the EB405.

The controller is completely integrated in the BPCC and offers an 8-bit data access port to devices which use LPC IO or memory access protocols. I/O and memory area are selected using different address spaces.

The I/O address space is 64 kByte in size, whereas the memory area offers 8 MByte address space.

In addition, a serial IRQ controller is also implemented in the BPCC, controlling and collecting the serial LPC IRQs 0 to 7 and converting and processing them to IRQs for the CPU.

The serial IRQ controller is realized according to the "Serialized IRQ Support for PCI Systems" Specification, Rev. 6.0, Sept. 1, 1995

The following table provides a listing of the LPC interface signals and a brief description.

**Table 2-8: LPC Interface Signal Description**

SIGNAL	DESCRIPTION
LAD[0:3]	Multiplexed Command, Address, and Data lines
LFRAME#	Indicates start of a new cycle, termination of broken cycle
LPCCLK	33 MHz clock
SERIRQ	Serialized IRQ (0 to 7), optional for peripherals that need interrupt



### 2.3.8 PCI Interface

The EB405 is capable of either PCI Master mode or PCI Agent mode operation. PCI Master mode is the standard EB405 configuration. PCI Agent mode is optional and must be specified when ordering the EB405. PCI Agent mode requires setting the AGENT signal on the System Interface to low.

In PCI Master mode, the EB405 operates as the host, initializing and controlling up to three PCI master devices on the carrier, whereas, in the Agent mode, the EB405 itself operates as a PCI master or target board.

The following table identifies the EB405 PCI bus signals and provides a short description of each signal.

**Table 2-9: PCI Interface Signal Description**

SIGNAL	DESCRIPTION
AD [0:31]	PCI multiplexed address and data bus
INT [A, B, C, D]#	PCI interrupt requests
C/BE [0:3]#	PCI multiplexed bus command and byte enable
IRDY#	Initiator Ready indicates the current bus master is ready to complete the current data phase.
TRDY#	Target Ready indicates the selected device is ready to complete the current data phase.
PCI-RST#	PCI Reset signal, is also used for LPC devices and other devices on the carrier board
PCI-CLK-OUT- [1:3]	PCI clock Outputs for up to 3 external bus mastering PCI devices. All PCI signals except PCI_RST#, and INT [A, B, C, D] # are sampled on the rising edge.
FRAME#	Indicate the beginning and duration of a PCI access.
STOP#	Indicates the target is requesting the master to stop the current transaction
DEVSEL#	Device select generated by the target when cycle refers to its own address.
REQ [0:2]#	PCI Arbiter requests
GNT [0:2]#	PCI Arbiter grants
PAR	Calculated/Checked Parity
PERR#	Parity Error
LOCK#	PCI Lock resource signal
SERR#	System Error
REQ64#	PCI request for a 64-bit access
ACK64#	PCI grant for a 64-bit access
PCI-CLK-IN	PCI clock input, used in agent mode
MC8 (AGENT)	PCI-agent mode logic input, 0 -> PCI agent mode, 1 -> system controller



#### **WARNING!**

The EB405 is designed for a 3.3V PCI signalling environment:  $V(I/O) = 3.3V$ .

A PCI signalling environment ( $V(I/O)$ ) of 5V is available as an option. In the event the EB405 is configured for  $V(I/O) = 5V$ , it must be ensured that the pull-up resistors within the 5V PCI system are  $> 3.3k\Omega$  ( $I_{max} = 1.5 \text{ mA}$ ).

Failure to comply with the above may result in damage to the board.



## 2.4 System Interface Extension

The System Interface Extension is realized using an 80-pin, HIROSE FX8C-80P-SV connector designated as J2 (Pn2) which is designed to mate with a 80-pin, HIROSE FX8C-80S-SV connector on the EB405 carrier board, and it is used to provide CPU architecture specific system interfaces.

The following table provides an overview of the signal types and a brief description of the interfacing realized on this connector. The ensuing sections provide more detailed information concerning the signal specification for this interface.

**Table 2-10: System Interface Extension J2 (Pn2) Signal Types**

SIGNAL TYPE	DESCRIPTION
CF	One CompactFlash interface
GPIO	One set of six user definable PPC405EP general purpose input/output signals: GPIO[00, 14, 15, 16, 30, 31]

### 2.4.1 J2 (Pn2) Connector Pinout

The following table provides signal pinouts along with information concerning signal characteristics for connector J2 (Pn2) of EB405 E<sup>2</sup>Brain™ module.

**Table 2-11: Pinout of J2 (Pn2) Connector**

PIN	SIGNAL	REMARKS
1	GND	
2	NC	
3	CF_D3	Internal serial resistor 33 Ohm
4	CF_D11	Internal serial resistor 33 Ohm
5	CF_D4	Internal serial resistor 33 Ohm
6	+3.3V	
7	+3.3V	
8	CF_D12	Internal serial resistor 33 Ohm
9	CF_D5	Internal serial resistor 33 Ohm
10	CF_D13	Internal serial resistor 33 Ohm
11	CF_D6	Internal serial resistor 33 Ohm
12	GND	
13	GND	
14	CF_D14	Internal serial resistor 33 Ohm
15	CF_D7	Internal serial resistor 33 Ohm
16	CF_D15	Internal serial resistor 33 Ohm
17	CF_CS0	Internal serial resistor 33 Ohm
18	+3.3V	
19	GND	



Table 2-11: Pinout of J2 (Pn2) Connector

PIN	SIGNAL	REMARKS
20	CF_CS1	Internal serial resistor 33 Ohm
21	CF_RD	Internal serial resistor 33 Ohm
22	CF_WR	Internal serial resistor 33 Ohm
23	CF_INTRQ	Internal serial resistor 33 Ohm; plus an internal pull-up: 4.7k $\Omega$
24	GND	
25	GND	
26	CF_RST	Internal serial resistor 33 Ohm
27	CF_IORDY	Internal serial resistor 33 Ohm; plus an internal pull-up: 4.7k $\Omega$
28	CF_A2	Internal serial resistor 33 Ohm
29	CF_A1	Internal serial resistor 33 Ohm
30	GND	
31	+3.3V	
32	CF_A0	Internal serial resistor 33 Ohm
33	NC	
34	CF_D0	Internal serial resistor 33 Ohm
35	CF_PDIAG	Internal pull-up 4.7k $\Omega$
36	+3.3V	
37	GND	
38	CF_D1	Internal serial resistor 33 Ohm
39	CF_D8	Internal serial resistor 33 Ohm
40	CF_D2	Internal serial resistor 33 Ohm
41	CF_D9	Internal serial resistor 33 Ohm
42	GND	
43	V(I/O)	Additional V(I/O) pin for PCI signaling
44	NC	
45	CF_D10	Internal serial resistor 33 Ohm
46	NC	
47	NC	
48	GND	
49	+3.3V	
50	NC	
51	NC	
52	NC	
53	NC	
54	GND	





**Table 2-11: Pinout of J2 (Pn2) Connector**

PIN	SIGNAL	REMARKS
55	GND	
56	NC	
57	NC	
58	NC	
59	NC	
60	+3.3V	
61	GND	
62	GPIO00	General purpose input/output; internal pull-up: 10kΩ
63	GPIO15	General purpose input/output; internal pull-up: 10kΩ
64	GPIO16	General purpose input/output; internal pull-up: 10kΩ
65	GPIO14	General purpose input/output; internal pull-up: 10kΩ
66	GND	
67	GPIO30	General purpose input/output; internal pull-down: 1kΩ
68	GPIO31	General purpose input/output; internal pull-down: 1kΩ
69	NC	
70	NC	
71	+3.3V	
72	NC	
73	NC	
74	NC	
75	NC	
76	GND	
77	NC	
78	NC	
79	NC	
80	NC	



## 2.4.2 CompactFlash Interface

The table provides summary of the CompactFlash signal implemented on the System Interface Extension connector.

**Table 2-12: CompactFlash Interface Signals**

SIGNAL	DESCRIPTION
CF-D[0:15]	CompactFlash data bus – 16-bit wide
CF-CS[0:1]	CompactFlash chip select
CF-RD	CompactFlash IO read strobe
CF-WR	CompactFlash IO write strobe
CF-RST	CompactFlash reset, active low
CF-INTRQ	CompactFlash interrupt request, active high
CF-IORDY	CompactFlash IO ready
CF-A[0:2]	CompactFlash address lines

### Note...



The CompactFlash interface is realized as a true IDE interface (PIO mode). The PC CARD Memory Mode and the PC Card I/O Mode of the CompactFlash Specification are not supported.

In addition, the pinout for the CompactFlash signals have been optimized for routing to a CompactFlash socket.

## 2.4.3 GPIO Interface

The EB405 module provides a subset of six of the PPC405EP general purpose digital input/output signals on this connector. The signals GPIO[00, 14, 15, 16, 30, and 31] are available for applications requiring digital IO.

For further information concerning the GPIO features of the PPC405EP, refer to the documentation provided by IBM.

**Table 2-13: GPIO Signal Type and Description**

SIGNAL	I/O	DESCRIPTION
GPIO00	IO	GPIO
GPIO14	IO	GPIO
GPIO15	IO	GPIO
GPIO16	IO	GPIO
GPIO30	IO	GPIO
GPIO31	IO	GPIO



## 2.5 Communications Interface

The Communications Interface Connector J3 (Pn3), is used to provide a set of standard communications interfaces. In the case of the EB405, there are two types of interfaces provided: three high speed serial interfaces and two Fast Ethernet interfaces.

All of these interfaces are provided on the Communications Interface J3 (Pn3) connector (an 80-pin, HIROSE FX8C-80P-SV connector) which is designed to mate with a 80-pin, HIROSE FX8C-80S-SV connector on the EB405 carrier board.

The following table provides pinout information for J3 (Pn3).

**Table 2-14: Pinout of J3 (Pn3) Connector**

PIN	SIGNAL	REMARKS
1	GND	
2	GND	
3	SER_DSR1	Internal pull-up: 100kΩ; Input signal levels must not exceed: 5.5V
4	SER_RI1	Internal pull-up: 100kΩ; Input signal levels must not exceed: 5.5V
5	SER_RTS1	
6	SER_CTS1	Internal pull-up: 100kΩ; Input signal levels must not exceed: 5.5V
7	SER_TXD1	
8	SER_RXD1	Internal pull-up: 100kΩ; Input signal levels must not exceed: 5.5V
9	SER_DTR1	
10	SER_CD1	Internal pull-up: 100kΩ; Input signal levels must not exceed: 5.5V
11	GND	
12	SER_RI2	Internal pull-up: 100kΩ; Input signal levels must not exceed: 5.5V
13	SER_DSR2	Internal pull-up: 100kΩ; Input signal levels must not exceed: 5.5V
14	SER_CTS2	Internal pull-up: 100kΩ; Input signal levels must not exceed: 5.5V
15	SER_RTS2	
16	SER_RXD2	Internal pull-up: 100kΩ; Input signal levels must not exceed: 5.5V
17	SER_TXD2	
18	SER_CD2	Internal pull-up: 100kΩ; Input signal levels must not exceed: 5.5V
19	SER_DTR2	
20	SER_RI3	Internal pull-up: 100kΩ; Input signal levels must not exceed: 5.5V
21	SER_DSR3	Internal pull-up: 100kΩ; Input signal levels must not exceed: 5.5V
22	GND	
23	SER_RTS3	
24	SER_CTS3	Internal pull-up: 100kΩ; Input signal levels must not exceed: 5.5V
25	SER_TXD3	
26	SER_RXD3	Internal pull-up: 100kΩ; Input signal levels must not exceed: 5.5V
27	SER_DTR3	
28	SER_CD3	Internal pull-up: 100kΩ; Input signal levels must not exceed: 5.5V



Table 2-14: Pinout of J3 (Pn3) Connector

PIN	SIGNAL	REMARKS
29	NC	
30	NC	
31	NC	
32	NC	
33	NC	
34	NC	
35	NC	
36	NC	
37	NC	
38	NC	
39	NC	
40	NC	
41	NC	
42	NC	
43	NC	
44	NC	
45	GND	
46	GND	
47	NC	
48	NC	
49	ETH2_LINK_LED	Internal pull-up: 4.7kΩ, active low, drive capacity 9mA
50	NC	
51	ETH2_ACT_LED	Internal pull-up: 4.7kΩ, active low, drive capacity 9mA
52	ETH2_SPEED_LED	Internal pull-up: 4.7kΩ, active low, drive capacity 9mA
53	ETH2_SD	Signal detect for fiber mode; connected to GND
54	GND	
55	NC	
56	NC	
57	NC	
58	NC	
59	ETH2_T-	Internal termination, MDI interface, only magnetics required
60	ETH2_R-	Internal termination, MDI interface, only magnetics required
61	ETH2_T+	Internal termination, MDI interface, only magnetics required
62	ETH2_R+	Internal termination, MDI interface, only magnetics required
63	NC	
64	NC	



**Table 2-14: Pinout of J3 (Pn3) Connector**

PIN	SIGNAL	REMARKS
65	NC	
66	NC	
67	NC	
68	NC	
69	ETH1_T-	Internal termination, MDI interface, only magnetics required
70	ETH1_R-	Internal termination, MDI interface, only magnetics required
71	ETH1_T+	Internal termination, MDI interface, only magnetics required
72	ETH1_R+	Internal termination, MDI interface, only magnetics required
73	GND	
74	ETH1_SD	Signal detect for fiber mode; connected to GND
75	ETH1_LINK_LED	Internal pull-up: 4.7kΩ, active low, drive capacity 9mA
76	NC	
77	ETH1_ACT_LED	Internal pull-up: 4.7kΩ, active low, drive capacity 9mA
78	ETH1_SPEED_LED	Internal pull-up: 4.7kΩ, active low, drive capacity 9mA
79	GND	
80	GND	

### 2.5.1 High Speed Serial Interfaces

Three, full modem, serial ports (SER1, 2, and 3) are available on the EB405 E<sup>2</sup>Brain™ module. Eight signals per port are provided to realize asynchronous high speed serial links interfaced using dedicated controlling/handshaking. SER1 is directly provided by the PPC405EP CPU whereas SER2 and 3 are provided by a DUART (EXAR XR16L2750) which is 16550 compatible and provides hardware handshaking support for RS485 operation.

**Table 2-15: High Speed Serial Interface Signal Type and Description**

SIGNAL	DESCRIPTION
TXD	Transmit data output
RXD	Receive data input
RTS	Request to send output
CTS	Clear to send input
DTR	Data terminal ready output
CD	Carrier detect input
TCLK/DSR	Transmit clock for synchronous transmissions/Data set ready input
RCLK/RI	Receive clock for synchronous transmissions/Ring indicator input

**Note...**

All signals are available and supplied at 3.3V TTL levels. Further signal conditioning via appropriate transceivers on the carrier board is required to support the respective communications standards.

**WARNING!**

The signal level on the receive lines must not exceed 5.5V. Transients and signal levels higher than 5.5V may damage the board.

## 2.5.2 Fast Ethernet Interface

The EB405 module provides two Fast Ethernet interfaces whose signals are already at copper Ethernet transmission voltage levels (physical levels) for CAT5 cabling. So the carrier board needs to add only the galvanic isolation (magnetics) function and the appropriate transmission connector type.


Additionally, for monitoring and control purposes, LED functionality is provided to indicate activity, link, and speed status information for the respective ports.

**Table 2-16: Fast Ethernet Port Signal Type and Description**

SIGNAL	DESCRIPTION
ETHn_T+	Transmit pair in 10BaseT/100BaseTX configuration
ETHn_T-	
ETHn_R+	Receive pair in 10BaseT/100BaseTX configuration
ETHn_R-	
ETHn_LINK_LED	Indicates that link is present Steady on: link is present
ETHn_ACT_LED	Indicates that the EB405 is actively receiving data Blinking: traffic on link to the EB405
ETHn_SPEED_LED	Indicates link speed Out: 10 Mb On: 100 Mb
ETHn_SD	Signal detect for fiber mode (the EB405 does not support fiber mode operation)

A typical magnetics circuit design where the LEDs are integrated in the RJ-45 connector is provided in the following figure.

Figure 2-2: Typical Magnetics Circuit Design



- NOTES:
1. All of the components shown here are to be integrated on the EB405 carrier board.
  2. The components which are X'd through must not be installed if this example is used for the EB405 module.
  3. This circuit example can be used for other E<sup>2</sup>Brain modules.



## 2.6 Communications Interface Extension

The Communications Interface Extension is realized using a 140-pin, HIROSE FX8C-140P-SV connector designated as J4 (Pn4) which is designed to mate with a 140-pin, HIROSE FX8C-140S-SV connector on the EB405 carrier board. The following table provides an overview of the signal types and a brief description of the interfacing realized on this connector.

**Table 2-17: Communications Interface Extension J4 (Pn4) Signal Type**

SIGNAL TYPE	DESCRIPTION
GPIO/TRACE	Multiplexed GPIO or TRACE functionality

The following table provides signal pinouts along with information concerning signal characteristics for connector J4 (Pn4) of EB405 E<sup>2</sup>Brain™ module.

**Table 2-18: Pinout of J4 (Pn4) Connector**

PIN	SIGNAL	REMARKS
1	GND	
2	GND	
3	NC	
4	NC	
5	NC	
6	NC	
7	NC	
8	NC	
9	NC	
10	NC	
11	GND	
12	GND	
13	NC	
14	NC	
15	NC	
16	NC	
17	NC	
18	NC	
19	NC	
20	NC	
21	NC	
22	GND	
23	NC	
24	NC	



**Table 2-18: Pinout of J4 (Pn4) Connector**

PIN	SIGNAL	REMARKS
25	NC	
26	NC	
27	NC	
28	NC	
29	NC	
30	NC	
31	NC	
32	NC	
33	NC	
34	GND	
35	GND	
36	NC	
37	NC	
38	NC	
39	NC	
40	NC	
41	NC	
42	NC	
43	NC	
44	NC	
45	GND	
46	GND	
47	NC	
48	NC	
49	NC	
50	NC	
51	NC	
52	NC	
53	NC	
54	NC	
55	NC	
56	GND	
57	NC	
58	NC	
59	NC	



Table 2-18: Pinout of J4 (Pn4) Connector

PIN	SIGNAL	REMARKS
60	NC	
61	NC	
62	NC	
63	NC	
64	NC	
65	NC	
66	GND	
67	NC	
68	NC	
69	GND	
70	NC	
71	NC	
72	NC	
73	NC	
74	NC	
75	NC	
76	GPIO01[TS1E]	GPIO or TRACE; internal serial resistor 33 $\Omega$ ; internal pull-up: 10k $\Omega$
77	NC	
78	GPIO03[TS1O]	GPIO or TRACE; internal serial resistor 33 $\Omega$ ; internal pull-up: 10k $\Omega$
79	GPIO02[TS2E]	GPIO or TRACE; internal serial resistor 33 $\Omega$ ; internal pull-up: 10k $\Omega$
80	GND	
81	GND	
82	NC	
83	GPIO04[TS2O]	GPIO or TRACE; internal serial resistor 33 $\Omega$ ; internal pull-up: 10k $\Omega$
84	NC	
85	NC	
86	NC	
87	NC	
88	NC	
89	NC	
90	GND	
91	NC	
92	GPIO07[TS5]	GPIO or TRACE; internal serial resistor 33 $\Omega$ ; internal pull-up: 10k $\Omega$
93	GPIO08[TS6]	GPIO or TRACE; internal serial resistor 33 $\Omega$ ; internal pull-up: 10k $\Omega$
94	GPIO05[TS3]	GPIO or TRACE; internal serial resistor 33 $\Omega$ ; internal pull-up: 10k $\Omega$



**Table 2-18: Pinout of J4 (Pn4) Connector**

PIN	SIGNAL	REMARKS
95	GPIO06[TS4]	GPIO or TRACE; internal serial resistor 33 Ω; internal pull-up: 10kΩ
96	NC	
97	NC	
98	NC	
99	NC	
100	NC	
101	NC	
102	GND	
103	NC	
104	NC	
105	GND	
106	NC	
107	NC	
108	NC	
109	NC	
110	NC	
111	NC	
112	NC	
113	NC	
114	GND	
115	GND	
116	NC	
117	NC	
118	NC	
119	NC	
120	NC	
121	NC	
122	NC	
123	NC	
124	GND	
125	NC	
126	NC	
127	NC	
128	NC	
129	NC	



Table 2-18: Pinout of J4 (Pn4) Connector

PIN	SIGNAL	REMARKS
130	NC	
131	NC	
132	NC	
133	NC	
134	NC	
135	NC	
136	GND	
137	NC	
138	GPIO09[TrcClk]	GPIO or TRACE; internal serial resistor 33 $\Omega$ ; internal pull-up: 10k $\Omega$
139	GND	
140	GND	

### 2.6.1 GPIO/TRACE Interface

The EB405 module provides the possibility for either user definable general purpose digital input/output signals or software trace functionality for application development. The PPC405EP signals GPIO[01:09] can be alternately assigned TRACE functions for software debugging. For applications requiring digital IO, the GPIO signals may be used accordingly.

For further information concerning the GPIO/TRACE features of the PPC405EP, refer to the documentation provided by IBM.

Table 2-19: GPIO/TRACE Signal Type and Description

SIGNAL	I/O	DESCRIPTION
GPIO01[TS1E]	IO[O]	GPIO or Even Trace execution status
GPIO02[TS2E]	IO[O]	GPIO or Even Trace execution status
GPIO03[TS1O]	IO[O]	GPIO or Odd Trace execution status
GPIO04[TS2O]	IO[O]	GPIO or Odd Trace execution status
GPIO05[TS3]	IO[O]	GPIO or Trace status
GPIO06[TS4]	IO[O]	GPIO or Trace status
GPIO07[TS5]	IO[O]	GPIO or Trace status
GPIO08[TS6]	IO[O]	GPIO or Trace status
GPIO09[TrcClk]	IO[O]	GPIO or Trace interface clock



## 2.7 Monitor and Control (M/C)

Monitor and Control functions are divided essentially into Pre-operation and Operation. Pre-operation M/C deals with board configuration and system requirements. Operation M/C covers direct operational interfaces. For further information regarding Monitor and Control functions refer to chapters 2.3.3 and 4.

### 2.7.1 Pre-Operation M/C

Pre-operation M/C is a direct function of the application and the system requirements. These requirements dictate the EB405 configuration as well as the overall system integration. Overall system integration and compliance with its requirements is beyond the scope of this manual.

### 2.7.2 Operation M/C

Operation M/C is primarily a function of the EB405 driver software and the application. M/C signals are available, and, if implemented as part of the application, the operator as well as application software has access to these functions.



---

*Chapter* **3**

---

# Installation

---



This page has been intentionally left blank.





## 3. Installation

The EB405 has been designed for easy installation. However, the following standard precautions, installation procedures, and general information must be observed to ensure proper installation and to preclude damage to the board or injury to personnel.

### 3.1 Hardware Installation

The product described in this manual may only be mounted on an appropriate E<sup>2</sup>Brain™ carrier board which is specifically designed for this E<sup>2</sup>Brain™ module.

#### 3.1.1 Safety Requirements

The module must be securely fastened to the carrier board using the mounting standoffs and screws provided with the module.

In addition the following electrical hazard precautions must be observed.



#### ***Caution, Electric Shock Hazard!***

Ensure that the system main power is removed prior to installing or removing this board. Ensure that there are no other external voltages or signals being applied to this board or other boards within the system. Failure to comply with the above could endanger your life or health and may cause damage to this board or other system components including process-side signal conditioning equipment.



#### ***ESD Equipment!***

This Kontron board contains electrostatically sensitive devices. Please observe the following precautions to avoid damage to your board:

Discharge your clothing before touching the assembly. Tools must be discharged before use.

Do not touch any on board components, connector pins, or board conductive circuits.

If working at an anti-static workbench with professional discharging equipment, ensure compliance with its usage when handling this product.



### 3.1.2 Installation Procedures

To install this E<sup>2</sup>Brain™ module proceed as follows:

1. Ensure that the handling and safety requirements indicated in chapter 3.1 are observed.



#### **Warning!**

Failure to comply with the instruction below may cause damage to the board or result in improper system operation. Please refer to chapters 4 and 5 for configuration information.

2. Ensure that the board is properly configured for operation before installing.



#### **Note...**

Care must be taken when applying the procedures below to ensure that when the board is inserted it is not damaged through contact with other boards in the system.

3. To install the E<sup>2</sup>Brain™ module perform the following:
  1. Orient the E<sup>2</sup>Brain™ module as appropriate to the carrier board and engage it with the carrier board.
  2. Fasten all mounting screws provided with the E<sup>2</sup>Brain™ module ensuring that the standoffs are also properly fastened.
  3. As appropriate, install the carrier board in the application system.

### 3.1.3 Removal Procedures

To remove this module proceed as follows:

1. Ensure that the handling and safety requirements indicated in chapter 3.1 are observed.



#### **Warning!**

Care must be taken when applying the procedures below to ensure that when the board is removed it is not damaged through contact with other boards in the system.

2. Disconnect any interfacing cable(s) that may be connected to the module.
3. Remove all module mounting screws.
4. Disengage the module from the carrier board.
5. Reinstall the module mounting screws in the module standoffs.

- 
- Dispose of the module as required observing applicable environmental regulations governing the handling and disposition of this type of product.

**Note...**

If the removed module is to be returned to the manufacturer, ensure that the packaging and ESD requirements are observed as specified by the following sections of this guide:

- page xv, "Special Handling and Unpacking Instructions"
- page xvi, "General Instructions on Usage"
- section 1.8, "Applied Standards"

### 3.2 Software Installation

Installation of the EB405 driver software is a function of the application operating system. For further information refer to the appropriate software documentation.



This page has been intentionally left blank.







---

*Chapter*

---

**4**

---

# Configuration

---



This page has been intentionally left blank.





## 4. Configuration

The following sections provide system integrators with detailed information for configuring the EB405 module for operation

### 4.1 Pre-Operational Configuration

The EB405 is supplied pre-configured for operation. If required, however, certain changes may be made depending of application needs or for test and programming of the EB405. The possible configuration changes which can be made are described in the following sections.

#### 4.1.1 JTAG CHAIN

The EB405 provides JTAG capability for both the PPC405EP CPU as well as the BPCC CPLD.

The default configuration of the JTAG chain addresses only the CPLD. However, it is possible to address the CPU only as well as both devices at the same time. The following figure illustrates the JTAG chain and the ensuing table provides the resistor settings required to achieve the required chain configuration.

Figure 4-1: JTAG CHAIN




Table 4-1: JTAG Resistor Configuration

CASE		JTAG RESISTORS *				
		R95	R96	R100	R101	R102
1	CPLD only (factory default setting)	X	X	-	-	-
2	PPC405EP only	-	-	X	-	X
3	Both devices	-	X	X	X	-

\* X = installed; - = not installed



### 4.1.2 Write Protect Jumper JP1

This jumper provides the capability to write protect the highest address sector of the onboard Flash memory. The default setting is open: not write protected.

**Table 4-2: Write Protect Jumper JP1**

JP1	DESCRIPTION
Closed	Onboard Flash memory is write protected (only the highest address sector)
<i>Open (default)</i>	<i>Onboard Flash memory is not write protected</i>

### 4.1.3 Memory Bank and Size

There are various SDRAM memory options available for the EB405. Depending on the size and type of memory chips employed, the MEM\_BK and MEM\_SZ[0:1] jumpers must be configured properly before operating the EB405. Normally the required SDRAM memory is installed at the factory and these jumpers are configured accordingly. However, if the memory type or size is changed, the jumpers must be re-configured to reflect the actual configuration of memory. The following table provides configuration information for these jumpers.

**Table 4-3: Memory Bank and Size Jumpers**

REGISTERS	JUMPERS (RESISTORS) *						DESCRIPTION
	MEM_BK		MEM_SZ1		MEM_SZ0		
	R136	R139	R117	R118	R121	R122	
MEM_BK	X	-					= 0 = one bank (two chips)
	-	X					= 1 = two banks (four chips)
MEM_SZ[1:0]			-	X	-	X	= 0 0 = 64 Mbit SDRAM chip
			-	X	X	-	= 0 1 = 128 Mbit SDRAM chip
			X	-	-	X	= 1 0 = 256 Mbit SDRAM chip
			X	-	X	-	= 1 1 = 512 Mbit SDRAM chip

\* X = installed; - = not installed



**Note ...**

It is recommended to use the same type of SDRAM memory chips in each bank. For example, if the EB405 is supplied with one bank of 64 Mbit chips (two chips = 16MB) and the amount of memory is to be increased, use only 64 Mbit chips to do so. If more memory is required than the 64 Mbit chips can provide, then use appropriate chips accordingly: only (2/4) 128, or (2/4) 256, or (2/4) 512 Mbit chips

## 4.2 Board Address Map

The following table illustrates the address mapping of the EB405.

**Table 4-4: Board Address Map**

ADDRESS RANGE		405EP CS / WIDTH	AREA NAME		SIZE	DESCRIPTION
FROM	TO					
0x0000 0000	0x7FFF FFFF	-	SDRAM		2 GB	SDRAM memory area
0x8000 0000	0xE7FF FFFF	-	PCI Memory		1712 MB	PCI Memory area
0xE820 0000	0xE82F FFFF	CS4 8-bit	BCS-REG		1 MB	Board control and status registers
0xE830 0000	0xE83F FFFF	CS4 8-bit	LPCIO		1 MB	LPC I/O area
0xEC00 0000	0xEC0F FFFF	CS1 16-bit	CF		1 MB	Compact Flash memory area
0xEC10 0000	0xEDFF FFFF	CS1 16-bit	SRAM		31 MB	SRAM memory area
0xEF50 0000	0xEF51 FFFF	CS2 8-bit	DUART Channel A		128 kB	UARTA registers
0xEF52 0000	0xEF53 FFFF	CS2 8-bit	DUART Channel B		128 kB	UARTB registers
0xEF54 0000	0xEF57 FFFF	CS2 8-bit	Reserved		256 kB	
0xEF58 0000	0xEF5F FFFF	CS2 8-bit	Reserved		512 kB	
0xF000 0000	0xF1FF FFFF	CS3 LPCMEM: 8-bit Flash: 16-bit	Boot Jumper open	Boot Jumper set	32 MB	Additional memory area
			LPCMEM	Sold. Flash		
0xFE00 0000	0xFFDF FFFF	CS0 Flash: 16-bit	Boot Jumper open	Boot Jumper set	30 MB	Boot area
0xFFE0 0000	0xFFFF FFFF	LPCMEM: 8-bit	Sold. Flash	LPCMEM	2 MB	

### Note...



CS0 of the EBC Controller from the 405EP CPU is used either for selecting the onboard soldered Flash memory or a Flash device connected to the LPC interface on the carrier board.

For a soldered Flash boot, the 2 MB boot area window (CS0) is extended to 32 MB immediately following the initial boot up process.

### Note...



The term “Boot Jumper set” means that the dedicated monitor/control signal (MC4) from the J1 connector is driven low from the carrier board. “Boot Jumper open” means driven high or left open



### 4.3 Board Control and Status Registers

The Board Control and Status registers may be accessed through byte-wide read and write operations.

**Table 4-5: Board Control Registers**

REGISTER	ADDRESS	ACCESS	
		READ	WRITE
Board-ID	0xE820 0000	X	
Software Compatibility ID	0xE820 0001	X	
Memory Configuration Register	0xE820 0002	X	
Control Register	0xE820 0004	X	X
Event Register	0xE820 0005	X	X
Interrupt Configuration Register	0xE820 0006	X	X
Device Interrupt Register	0xE820 0007	X	
Watchdog Control Register	0xE820 0009	X	X
Board/Logic Revision	0xE820 000A	X	
LPC_INT_Pending1	0xE820 0010	X	
LPC-Int Mask Register1	0xE820 0012	X	X
LCP_INT_Polarity1	0xE820 0014	X	X

#### 4.3.1 Board ID Register

The Board ID is used to identify the EB405 in a E<sup>2</sup>Brain™ system. The value for the EB405 is 0x43 which is factory set and cannot be changed.

**Table 4-6: Board ID Register**

REGISTER NAME	BOARD ID							ACCESS		
ADDRESS	0xE820 0000							R		
BIT POSITION	MSB	7	6	5	4	3	2	1	0	LSB
CONTENT		BID7	BID6	BID5	BID4	BID3	BID2	BID1	BID0	
DEFAULT		0	1	0	0	0	0	1	1	

#### 4.3.2 Software Compatibility ID

The Software Compatibility ID will signal to the software when differences in hardware require different handling by the software. It starts with the value 0x00 and will be incremented with each change in hardware (software sensitive only). This register is set at the factory and is for use only by the boot strap loader “NetBootLoader” and the BSP software, and, as such, is not

user relevant.

**Table 4-7: Software Compatibility ID**

REGISTER NAME	SOFTWARE COMPATIBILITY ID							ACCESS		
ADDRESS	0xE820 0001							R		
BIT POSITION	MSB	7	6	5	4	3	2	1	0	LSB
CONTENT		SC7	SC6	SC5	SC4	SC3	SC2	SC1	SC0	
DEFAULT		n/a	n/a	n/a	n/a	n/a	n/a	n/a	n/a	

### 4.3.3 Memory Configuration Register

The Memory Configuration register provides basic information concerning the amount of installed main memory.

**Table 4-8: Memory Configuration Register**

REGISTER NAME	MEMORY CONFIGURATION							ACCESS		
ADDRESS	0xE820 0002							R		
BIT POSITION	MSB	7	6	5	4	3	2	1	0	LSB
CONTENT		res.	res.	res.	res.	res.	MEM_SZ1	MEM_SZ0	MEM_BK	
DEFAULT		n/a	n/a	n/a	n/a	n/a	n/a	n/a	n/a	
BIT	NAME	VAL	DESCRIPTION							
0	MEM_BK	0	One Memory Bank equipped (2 chips)							
		1	Two Memory Banks equipped (4 chips)							
1	MEM_SZ0	0	Settings: <b>SZ1 SZ0</b> 0 0 64 Mbit SDRAM chips 0 1 128 Mbit SDRAM chips 1 0 256 Mbit SDRAM chips 1 1 512 Mbit SDRAM chips							
		1								
2	MEM_SZ1	0								
		1								
3	res.	0	reserved							
		1								
4	res.	0	reserved							
		1								
5	res.	0	reserved							
		1								
6	res.	0	reserved							
		1								
7	res.	0	reserved							
		1								



### 4.3.4 Control Register

The Control register provides output interfacing to the application software. Assertion of the appropriate bits by the application software will cause the BPCC to generate outputs accordingly.

During startup, the state of Bit 0 is controlled by the Bootstrap Loader software. After the startup is completed, the Bootstrap Loader sets Bit 0 to 1.

**Table 4-9: Control Register**

REGISTER NAME		CONTROL						ACCESS			
ADDRESS		0xE820 0004						R	W		
BIT POSITION		MSB	7	6	5	4	3	2	1	0	LSB
CONTENT		res.	res.	MC10	S_RST	MC9	res.	MC11	MC6		
DEFAULT		n/a	n/a	0	n/a	0	n/a	0	n/a		
BIT	NAME	VAL	DESCRIPTION								
0	MC6	0	Logical high on the MC6 output pin								
		1	Logical low on the MC6 output pin								
1	MC11	0	Logical high on the MC11 output pin								
		1	Logical low on the MC11 output pin								
2	res.	0	reserved								
		1									
3	MC9	0	Logical low on the MC9 output pin								
		1	High impedance (Z) on the MC9 output pin								
4	S_RST	0	no operation								
		1	Causes a complete system reset to be initiated								
5	MC10	0	Logical low on the MC10 output pin								
		1	High impedance (Z) on the MC10 output pin								
6	res.	0	reserved								
		1									
7	res.	0	reserved								
		1									



### 4.3.5 Event Register

The Event register provides status information about the Watchdog timer and various monitor and control inputs. Depending on the type of event which occurs, interrupts may be generated automatically which then require servicing. The application software is responsible for servicing the interrupts as well as the other events, and, where applicable, the resetting of the event bits.

**Table 4-10: Event Register**

REGISTER NAME		EVENT						ACCESS	
ADDRESS		0xE820 0005						R	W
BIT POSITION		7	6	5	4	3	2	1	0
CONTENT		MC5	MC3	MC4	MC2	MC8	MC1	ALARM	WD
DEFAULT		n/a	n/a	n/a	n/a	n/a	0	0	0
BIT	NAME	VAL	DESCRIPTION						
0	WD	0	Indicates that no Watchdog timeout has occurred						
		1	Indicates that a Watchdog timeout has occurred (May be reset to 0 by writing a 1)						
1	ALARM	0	Indicates that ALARM signal from RTC has not been asserted						
		1	Indicates that ALARM signal from RTC has been asserted						
2	MC1	0	Indicates that the MC1 signal has not been asserted						
		1	Indicates that the MC1 signal has been asserted (This will result in an interrupt being generated which can be cleared by writing a '1'.)						
3	MC8	0	Indicates that the EB405 is being operated in the PCI Agent mode						
		1	Indicates that the EB405 is being operated in the PCI Master mode						
4	MC2	0	If MC2_INT_EN = 0, then it indicates the status of the MC2 input						
		1	If MC2_INT_EN = 1, then the falling edge of the signal on MC2 pin sets this bit to '1' and generates the MC_Int on the CPU provided it is enabled there (this may be cleared by writing a '1')						
5	MC4	0	Boot from soldered Flash						
		1	Boot from LPC memory area						
6	MC3	0	If MC3_INT_EN = 0, then it indicates the status of the MC3 input						
		1	If MC3_INT_EN = 1, then the falling edge of the signal on MC3 pin sets this bit to '1' and generates the MC_INT on the CPU provided it is enabled there (this may be cleared by writing a '1')						
7	MC5	0	If MC5_INT_EN = 0, then it indicates the status of the MC5 input						
		1	If MC5_INT_EN = 1, then the falling edge of the signal on MC5 pin sets this bit to '1' and generates the MC_INT on the CPU provided it is enabled there (this may be cleared by writing a '1')						



### 4.3.6 Interrupt Configuration Register

The interrupt configuration register acts as an interrupt enable register for the PCI interrupts and the MC2, MC3, and MC5 signals.

**Table 4-11: Interrupt Configuration Register**

REGISTER NAME		INTERRUPT CONFIGURATION						ACCESS			
ADDRESS		0xE820 0006						R	W		
BIT POSITION		MSB	7	6	5	4	3	2	1	0	LSB
CONTENT		MC5_INT_EN	MC3_INT_EN	res.	MC2_INT_EN	EN_INTD	EN_INTC	EN_INTB	EN_INTA		
DEFAULT		0	0	n/a	0	0	0	0	0	0	
0	EN_INTA	0	PCI INTA disabled								
		1	PCI INTA enabled								
1	EN_INTB	0	PCI INTB disabled								
		1	PCI INTB enabled								
2	EN_INTC	0	PCI INTC disabled								
		1	PCI INTC enabled								
3	EN_INTD	0	PCI INTD disabled								
		1	PCI INTD enabled								
4	MC2_INT_EN	0	MC2_INT disabled								
		1	MC2_INT enabled								
5	res.	0	reserved								
		1									
6	MC3_INT_EN	0	MC3_INT disabled								
		1	MC3_INT enables								
7	MC5_INT_EN	0	MC5_INT disabled								
		1	MC5_INT enabled								



### 4.3.7 Device Interrupt Pending Register

The Device Interrupt Pending Register is used to identify the source of the pending interrupt request of the following devices:

- CompactFlash
- PCI local bus
- UARTs (SER2 and SER3)

**Table 4-12: Device Interrupt Pending Register**

REGISTER NAME		DEVICE INTERRUPT PENDING						ACCESS	
ADDRESS		0xE820 0007						R	
BIT POSITION		MSB 7	6	5	4	3	2	1	0 LSB
CONTENT		CF	INTD	INTC	res.	INTB	INTA	UART_B	UART_A
DEFAULT		0	0	0	0	0	0	0	0
0	UART_A	0	Interrupt not pending						
		1	Interrupt pending						
1	UART_B	0	Interrupt not pending						
		1	Interrupt pending						
2	INTA	0	Interrupt not pending						
		1	Interrupt pending						
3	INTB	0	Interrupt not pending						
		1	Interrupt pending						
4	res.	0	reserved						
		1							
5	INTC	0	Interrupt not pending						
		1	Interrupt pending						
6	INTD	0	Interrupt not pending						
		1	Interrupt pending						
7	CF	0	Interrupt not pending						
		1	Interrupt pending						




### 4.3.8 Watchdog Control Register

The Watchdog Control register is the interface between applications and the operating system for controlling the functioning of the Watchdog timer. In normal mode, the Watchdog timer can either assert a system reset or an interrupt at timeout. In cascaded mode, an interrupt is asserted at the first timeout and then if a second Watchdog timeout occurs, a system reset is asserted. The corresponding interrupt pending bit is WD (Bit 0) in the Event register.

**Table 4-13: Watchdog Control Register**

REGISTER NAME		WATCHDOG CONTROL						ACCESS			
ADDRESS		0xE820 0009						R	W		
BIT POSITION		MSB	7	6	5	4	3	2	1	0	LSB
CONTENT		WD_EN	WD_R	WD_CCD	WD_TRG	WDT3	WDT2	WDT1	WDT0		
DEFAULT		0	0	0	n/a	0	0	0	0		
BIT	NAME	VAL	DESCRIPTION								
0	WDT0	0	Watchdog timeout time: Settings: <b>WDT3 WDT2 WDT1 WDT0</b>								
		1	0	0	0	0	0	0	0	0	0.5 second
1	WDT1	0	0	0	1	0	0	0	0	1	1.0 second
		1	0	0	1	0	0	0	1	0	1.0 second
			0	1	0	1	0	1	0	1	2.0 seconds
2	WDT2	0	0	1	1	1	0	0	0	0	4.0 seconds
			1	1	0	0	0	1	0	0	4.0 seconds
		1	1	0	1	0	1	0	0	0	4.0 seconds
			1	1	0	1	1	1	1	1	4.0 seconds
3	WDT3	0	1	1	0	0	0	0	0	4.0 seconds	
			1	1	1	0	1	0	1	4.0 seconds	
		1	1	1	1	1	0	0	0	4.0 seconds	
4	WD_TRG	0	By writing a '1' to this bit, the Watchdog is retriggered and resets the Watchdog timer to value indicated by bits 0 to 3								
		1	(This bit is only relevant when the Watchdog timer has been enabled, and it is a write only function. Writing a '0' to or reading of this bit has no function.)								
5	WD_CCD	0	Normal watchdog functionality								
		1	Cascade mode: when a Watchdog timeout occurs, an interrupt will be generated, the Watchdog timer is reset, a further timeout will result in a system reset (when WD_R is first set to 1)								

Table 4-13: Watchdog Control Register (Continued)

REGISTER NAME		WATCHDOG CONTROL						ACCESS			
ADDRESS		0xE820 0009						R	W		
BIT POSITION		MSB	7	6	5	4	3	2	1	0	LSB
CONTENT		WD_EN	WD_R	WD_CCD	WD_TRG	WDT3	WDT2	WDT1	WDT0		
DEFAULT		0	0	0	n/a	0	0	0	0		
BIT	NAME	VAL	DESCRIPTION								
6	WD_R	0	Causes hardware reset of system upon Watchdog timeout								
		1	Causes generation of an interrupt upon Watchdog timeout								
7	WD_EN	0	Watchdog timer disabled								
		1	 <p><b>Note...</b> Once the Watchdog timer is enabled it cannot be disabled except by resetting the system.</p>								

#### 4.3.9 Board Logic / Revision Register

The Board Revision Register may be used to identify the hardware (BRn) and logic status (LRn) of the board by the software. It is set at the factory and starts with the value 0x00 for the initial board prototypes and will be incremented with each redesign / logic release.

Table 4-14: Board Logic / Revision Register

REGISTER NAME		BOARD LOGIC/REVISION						ACCESS			
ADDRESS		0xE820 000A						R			
BIT POSITION		MSB	7	6	5	4	3	2	1	0	LSB
CONTENT		LR3	LR2	LR1	LR0	BR3	BR2	BR1	BR0		
DEFAULT		n/a	n/a	n/a	n/a	n/a	n/a	n/a	n/a	n/a	



**4.3.10 LPC\_INT\_Pending1 Register**

The LPC\_INT\_Pending1 register indicates the source of an LPC interrupt.

**Table 4-15: LPC\_INT\_Pending1 Register**

REGISTER NAME		LPC_INT_PENDING1						ACCESS			
ADDRESS		0xE820 0010						R			
BIT POSITION		MSB	7	6	5	4	3	2	1	0	LSB
CONTENT		SIRQ7	SIRQ6	SIRQ5	SIRQ4	SIRQ3	SIRQ2	SIRQ1	SIRQ0		
DEFAULT		0	0	0	0	0	0	0	0		
BIT	NAME	VAL	DESCRIPTION								
0	SIRQ0	0	Interrupt not pending								
		1	Interrupt pending								
1	SIRQ1	0	Interrupt not pending								
		1	Interrupt pending								
2	SIRQ2	0	Interrupt not pending								
		1	Interrupt pending								
3	SIRQ3	0	Interrupt not pending								
		1	Interrupt pending								
4	SIRQ4	0	Interrupt not pending								
		1	Interrupt pending								
5	SIRQ5	0	Interrupt not pending								
		1	Interrupt pending								
6	SIRQ6	0	Interrupt not pending								
		1	Interrupt pending								
7	SIRQ7	0	Interrupt not pending								
		1	Interrupt pending								

### 4.3.11 LPC\_INT\_Mask1 Register

The LPC\_INT\_Mask1 register provides the capability to enable or disable LPC interrupts.

**Table 4-16: LPC\_INT\_Mask1 Register**

REGISTER NAME		LPC_INT_PENDING1						ACCESS			
ADDRESS		0xE820 0012						R	W		
BIT POSITION		MSB	7	6	5	4	3	2	1	0	LSB
CONTENT		SIRQ_EN7	SIRQ_EN6	SIRQ_EN5	SIRQ_EN4	SIRQ_EN3	SIRQ_EN2	SIRQ_EN1	SIRQ_EN0		
DEFAULT		0	0	0	0	0	0	0	0		
BIT	NAME	VAL	DESCRIPTION								
0	SIRQ_EN0	0	Interrupt disabled								
		1	Interrupt enabled								
1	SIRQ_EN1	0	Interrupt disabled								
		1	Interrupt enabled								
2	SIRQ_EN2	0	Interrupt disabled								
		1	Interrupt enabled								
3	SIRQ_EN3	0	Interrupt disabled								
		1	Interrupt enabled								
4	SIRQ_EN4	0	Interrupt disabled								
		1	Interrupt enabled								
5	SIRQ_EN5	0	Interrupt disabled								
		1	Interrupt enabled								
6	SIRQ_EN6	0	Interrupt disabled								
		1	Interrupt enabled								
7	SIRQ_EN7	0	Interrupt disabled								
		1	Interrupt enabled								



### 4.3.12 LPC\_INT\_Polarity1 Register

The LPC\_INT\_Polarity1 register provides the capability to prescribe the state of the LPC interrupt signals when an interrupt is asserted: active high or active low.

**Table 4-17: LPC\_INT\_Polarity1 Register**

REGISTER NAME		LPC_INT_POLARITY1						ACCESS			
ADDRESS		0xE820 0014						R	W		
BIT POSITION		MSB	7	6	5	4	3	2	1	0	LSB
CONTENT		SIP7	SIP6	SIP5	SIP4	SIP3	SIP2	SIP1	SIP0		
DEFAULT		1	1	1	1	1	1	1	1		
BIT	NAME	VAL	DESCRIPTION								
0	SIP0	0	Active low								
		1	Active high								
1	SIP1	0	Active low								
		1	Active high								
2	SIP2	0	Active low								
		1	Active high								
3	SIP3	0	Active low								
		1	Active high								
4	SIP4	0	Active low								
		1	Active high								
5	SIP5	0	Active low								
		1	Active high								
6	SIP6	0	Active low								
		1	Active high								
7	SIP7	0	Active low								
		1	Active high								

## 4.4 UART Registers Address Mapping

### 4.4.1 SER1 (PPC405EP UART0)

For a detailed description of the UART0 registers, please refer to the IBM PPC405EP User's manual.







#### 4.4.2 UART A (SER2)

The following tables indicate the address mapping of the UART A (SER2). For a more detailed description please refer to the EXAR XR16C2750 DUART manual.

**Table 4-18: UART A General Register Set**

READ MODE	WRITE MODE	ADDRESS
Receive Holding Register	Transmit Holding Register	0xEF50 0000
Interrupt Enable Register	Interrupt Enable Register	0xEF50 0001
Interrupt Status Register	FIFO Control Register	0xEF50 0002
Line Control Register	Line Control Register	0xEF50 0003
Modem Control Register	Modem Control Register	0xEF50 0004
Line Status Register	n/a	0xEF50 0005
Modem Status Register	n/a	0xEF50 0006
Scratchpad Register	Scratchpad Register	0xEF50 0007

Accessible only when CS A/B is logical 0.

**Table 4-19: UART A Baud Rate Register Set**

READ MODE	WRITE MODE	ADDRESS
LSB of divisor latch	LSB of divisor latch	0xEF50 0000
MSB of divisor latch	MSB of divisor latch	0xEF50 0001

Accessible only when CS A/B is logical 0 and LCR bit 7 is a logical 1.

**Table 4-20: UART A Enhanced Register Set**

READ MODE	WRITE MODE	ADDRESS
FIFO Level Counter Register	FIFO Trigger Level Register	0xEF50 0000
Feature Control Register	Feature Control Register	0xEF50 0001
Enhanced Function Register	Enhanced Function Register	0xEF50 0002
Xon-1	Xon-1	0xEF50 0004
Xon-2	Xon-2	0xEF50 0005
Xoff-1	Xoff-1	0xEF50 0006
Xoff-2	Xoff-2	0xEF50 0007

Accessible only when LCR is set to "BF" hex.

**Table 4-21: UART A Enhanced Mode Select Register**

READ MODE	WRITE MODE	ADDRESS
FIFO Level Counter Register	Enhanced Mode Select Register	0xEF50 0007

Accessible only when LCR bit 7 is logical 0 and FCTR bit 6 is a logical 1.



**4.4.3 UART B (SER3)**

The following tables indicate the address mapping of the UART B (SER3). For a more detailed description please refer to the EXAR XR16C2750 DUART manual.

**Table 4-22: UART B General Register Set**

READ MODE	WRITE MODE	ADDRESS
Receive Holding Register	Transmit Holding Register	0xEF52 0000
Interrupt Enable Register	Interrupt Enable Register	0xEF52 0001
Interrupt Status Register	FIFO Control Register	0xEF52 0002
Line Control Register	Line Control Register	0xEF52 0003
Modem Control Register	Modem Control Register	0xEF52 0004
Line Status Register	n/a	0xEF52 0005
Modem Status Register	n/a	0xEF52 0006
Scratchpad Register	Scratchpad Register	0xEF52 0007

Accessible only when CS A/B is logical 0.

**Table 4-23: UART B Baud Rate Register Set**

READ MODE	WRITE MODE	ADDRESS
LSB of divisor latch	LSB of divisor latch	0xEF52 0000
MSB of divisor latch	MSB of divisor latch	0xEF52 0001

Accessible only when CS A/B is logical 0 and LCR bit 7 is a logical 1.

**Table 4-24: UART B Enhanced Register Set**

READ MODE	WRITE MODE	ADDRESS
FIFO Level Counter Register	FIFO Trigger Level Register	0xEF52 0000
Feature Control Register	Feature Control Register	0xEF52 0001
Enhanced Function Register	Enhanced Function Register	0xEF52 0002
Xon-1	Xon-1	0xEF52 0004
Xon-2	Xon-2	0xEF52 0005
Xoff-1	Xoff-1	0xEF52 0006
Xoff-2	Xoff-2	0xEF52 0007

Accessible only when LCR is set to “BF” hex.

**Table 4-25: UART B Enhanced Mode Select Register**

READ MODE	WRITE MODE	ADDRESS
FIFO Level Counter Register	Enhanced Mode Select Register	0xEF52 0007

Accessible only when LCR bit 7 is logical 0 and FCTR bit 6 is a logical 1.



## 4.5 IRQ Routing

The UIC (Universal Interrupt Controller) of the PPC405EP (CPU) supports seven CPU external IRQs which are specified in the following table.

**Table 4-26: EB405 IRQ**

IRQ NAME	DEFINITION
IRQ0	Watchdog option; alarm from RTC
IRQ1	All MC capable interrupt sources (e.g. Abort)
IRQ2	PCI IRQs: INTA#; INTB#; INTC#; INTD#
IRQ3	Reserved
IRQ4	LPC IRQs: 7 ... 0
IRQ5	UARTA; UARTB
IRQ6	CompactFlash interrupt

## 4.6 CompactFlash

The CompactFlash accesses on the EB405 are performed in the True IDE mode. PC Card Memory and PC Card I/O modes are not supported.

**Table 4-27: CompactFlash Register**

REGISTER	ACCESS (BIT)	READ/WRITE	ADDRESS
Data Register	16	R/W	0xEC00 0000
Error Register	8	R	0xEC00 0003
Feature Register	8	W	0xEC00 0003
Sector Count Register	8	R/W	0xEC00 0005
Sector Number Register	8	R/W	0xEC00 0007
Cylinder Low Register	8	R/W	0xEC00 0009
Cylinder High Register	8	R/W	0xEC00 000B
Drive/Head Register	8	R/W	0xEC00 000D
Status Register	8	R	0xEC00 000F
Device Control Register	8	W	0xEC00 001D
Alternate Status Register	8	R	0xEC00 001D
Card Drive Address Register	8	R	0xEC00 001F

## 4.7 EEPROM

Access to the EEPROM is effected via the I2C bus of the PPC405EP. The EEPROM uses the I2C address 0xA0. Write protection is achieved by removing resistor R110 and installing R107. These resistors may either be 0 or 100 ohm resistors. Default is unprotected, R110 installed, R107 not installed.

For more detailed information please refer to the manuals for the MICROCHIP 24LC64 or Catalyst 24WC64 and the IBM PPC405EP User's Manual (I2C Bus Interface).



### 4.8 Real-time Clock

Access to the real-time clock (RTC) is effected via the I2C bus. The RTC uses address 0xD0. For more detailed information please refer to the manuals for the ST - Microelectronics M41T81 and the IBM PPC405EP User's Manual (I2C Bus Interface).

**Table 4-28: Register Map RTC M41T81**

ADR (HEX)	ADDRESS BITS								FUNCTION RANGE IN BCD FORMAT
	D7	D6	D5	D4	D3	D2	D1	D0	
00	0.1 Seconds				0.01 Seconds				Seconds: 00 - 99
01	ST	10 Seconds			Seconds				Seconds: 00 - 59
02	0	10 Minutes			Minutes				Minutes: 00 - 59
03	CEB	CB	10 Hours		Hours				Century: 0 - 1 Hours: 00 - 23
04	0	0	0	0	0	Day			Day: 00 - 07
05	0	0	10 Date		Date				Date: 01 - 31
06	0	0	0	10M.	Month				Month: 01 - 12
07	10 Years				Year				Year: 00 - 99
08	OUT	FT	S	Calibration					Control:
09	0	BMB4	BMB3	BMB2	BMB1	BMB0	RB1	RB0	Watchdog:
0A	AFE	SQWE	ABE	AI 10M	Alarm Month				Alarm Month: 01 - 12
0B	RPT4	RPT5	AI 10 Date		Alarm Date				Alarm Date: 01 - 31
0C	RPT3	HT	AI 10 Hour		Alarm Hour				AI Hour: 00 - 23
0D	RPT2	Alarm 10 Minutes			Alarm Minutes				AI Min: 00 - 59
0E	RPT1	Alarm 10 Seconds			Alarm Seconds				AI Sec: 00 - 59
0F	WDF	AF	0	0	0	0	0	0	Flags:
10	0	0	0	0	0	0	0	0	Reserved:
11	0	0	0	0	0	0	0	0	Reserved:
12	0	0	0	0	0	0	0	0	Reserved:
13	RS3	RS2	RS1	RS0	0	0	0	0	SQW:

28249.01.UG.VC.041018/094106

**Legend for Table 4-22**

- 0 = Must set to '0'
- ABE = Alarm in battery back-up mode enable bit
- AF = Alarm flag (read only)
- AFE = Alarm flag enable flag
- BMBn = Watchdog multiplier bit(s)
- CB = Century bit
- CEB = Century enable bit
- FT = Frequency test bit
- HT = Halt update bit
- OUT = Output level
- RBn = Watchdog resolution bit(s)
- RPTn = Alarm repeat mode bit(s)
- RSn = SQW frequency
- S = Sign bit
- SQWE = Square wave enable
- ST = Stop bit
- WDF = Watchdog flag (read only)

**Note...**

When the RTC has once been stopped due to low voltage, it is necessary to re-initialize the "Seconds" "Minutes" and "Hours" registers before it will run again.



This page has been intentionally left blank.





---

*Chapter*

**5**

---

# NetBootLoader

---



This page has been intentionally left blank.







## 5. NetBootLoader

This E<sup>2</sup>Brain™ module is delivered with the NetBootLoader software already programmed into the onboard soldered Flash memory. The NetBootLoader itself is a software utility which initializes the module for operation before turning control over to either an application or to an operator. This software also provides the capability to monitor and control the operation of the NetBootLoader itself, display system status information, to program executable code and data to the Flash memory, and to load and start application software.

To attain full operational capability, the NetBootLoader FLASH must be programmed by the user with application software. Once the application has been programmed to Flash memory, the NetBootLoader will support the complete boot operation. The following chapters describe the functioning of the NetBootLoader and how to program the Flash memory.



### Note...

The following description assumes a CPU board with a full complement of interfaces. In the event any given interface is not available, disregard the text that applies to the absent interface and proceed as appropriate.

### 5.1 General Operation

Upon power on or a system reset, the NetBootLoader is started. The CPU board is configured for operation and control is either passed to an application or an operator. In the event a valid application has been programmed into the Flash memory and no operator intervention takes place, the application is copied from FLASH into SDRAM and control is passed to the application. If the NetBootLoader does not find a valid application or operator intervention has occurred, control is passed to the operator. The operator now has control to determine the system status, make configuration changes, read or program the Flash memory, or to restart or shut down the system.

The operator command interfacing with the NetBootLoader is accomplished either via the TERM serial port or the Ethernet port. During the boot operation a command interpreter is started which allows the operator to input commands to the NetBootLoader. Prior to interfacing via the Ethernet port the network must be configured. This is done via the TERM port.

### 5.2 NetBootLoader Interfaces

There are four possibilities to interface with the NetBootLoader:

- Via the MC1 (Abort) signal
- Via the TERM serial interface
- Via the SER0 serial interface
- Via the Ethernet interface

Gaining access to the NetBootLoader is a function of the contents of the Flash memory and the “BootWaitTime” setting. If there is no valid application programmed into the Flash memory, the boot operation automatically terminates after the module has been initialized and control is passed to the command interpreter. If there is a valid application in the Flash memory the boot operation is delayed according to the setting of the boot wait time, and the MC6 (LED1) output signal is alternately asserted indicating that the boot operation is in a wait state. During this time the operator may intervene in the boot operation either by asserting the MC1 (Abort) signal, entering the “abort” command via the TERM interface, or by performing a successful telnet login via the Ethernet interface. If the operator does not intervene, the boot operation is continued after the boot wait time has been exceeded.



### 5.2.1 MC1 (Abort) Signal

The MC1 (Abort) signal is routed to the EB405 carrier board via the System Interface (J1 connector) and, if made available on the carrier, provides the operator with the ability to directly terminate the boot operation during the boot wait time which is indicated by the alternately asserted MC6 (LED1) signal. This is the sole purpose of the MC1 (Abort) signal during the NetBootLoader operation.

### 5.2.2 TERM Serial Interface

The TERM serial port, if realized on the carrier board, is used to provide direct operator interfacing to the NetBootLoader. As soon as the CPU board has been initialized this port is activated and the operator may input commands. During the boot wait time the operator may terminate the boot operation and take control of the NetBootLoader. Once the boot wait time is exceeded the command interpreter is deactivated and the operator no longer has access to the NetBootLoader.

The TERM serial interface may either be directly connected to a terminal device or may interface with a terminal emulator.

### 5.2.3 SER0 Serial Interface

The SER0 serial port is used to provide the NetBootLoader with the ability to access Motorola S-Records for programming an application to FLASH. No command interpreter is available for this interface.

### 5.2.4 Ethernet Interface

The Ethernet interface provides the capability of remotely interfacing with the NetBootLoader. Prior to using this interface it is necessary to configure the NetBootLoader network settings. This is accomplished via the TERM interface. Once the network settings have been made, the remote operator has the same capabilities as with the TERM interface. During the boot wait time the operator gains control of the NetBootLoader by logging into it via the Ethernet interface. This causes the boot operation to be terminated and gives control to the remote operator.

The Ethernet interface uses the telnet protocol for operator interfacing with the NetBootLoader. In addition to the operator interface via Ethernet, the NetBootLoader also uses the Ethernet interface for ftp server access.

## 5.3 NetBootLoader Functions

In addition to initializing the CPU board for operation and the loading and starting of applications, the NetBootLoader provides the following operator monitor and control functions:

- NetBootLoader control
- system status monitoring
- ftp server access
- FLASH reading and programming operations
- Motorola S-Record acquisition

These functions are described in detail in the following chapters.



#### **NOTE ...**

The command title (CMD TITLE) is expressed in capital letters and is not the same as the syntax of the command. The command syntax is always written using small letters



### 5.3.1 NetBootLoader Control

The NetBootLoader provides various functions for controlling the operation of the NetBootLoader itself as well as the setting of operational parameters. The following table provides an overview of available NetBootLoader control functions.

**Table 5-1: NetBootLoader Control Commands**

CMD TITLE	ALIAS	FUNCTION	REMARKS
ABORT	-	Terminate boot wait	
BW	Boot Wait	Set or display BootWaitTime	
HELP or ?	-	Display online HELP pages	
LOGOUT	-	Terminate telnet session	
NET	-	Set network parameters	Must be set before attempting telnet login
PASSWD	Password	Set telnet password	Must be set before attempting telnet login
PF	Port Format	Set serial port parameters	Used for both TERM and SER0 ports
RS	Reset	Resets system	

### 5.3.2 System Status Monitoring

The NetBootLoader provides various functions for monitoring the overall status of the system during the operation of the NetBootLoader. The following table provides an overview of available system status monitoring functions.

**Table 5-2: System Status Monitoring Commands**

CMD TITLE	ALIAS	FUNCTION	REMARKS
CHECK	-	Application validation	Verifies validity of user image programmed to FLASH
INFO	-	Display system information	
MD	Memory Display	Display memory contents	Applies to all visible memory
PCI	-	Display PCI device information	
PING	-	Verify network status	
VER	Version	Display version number of NetBootLoader	



### 5.3.3 ftp Server Access

The NetBootLoader provides various functions for interfacing with an ftp server. The following table provides an overview of available ftp server functions.

**Table 5-3: ftp Server Commands**

CMD TITLE	ALIAS	FUNCTION	REMARKS
BYE	-	Terminate session with ftp server	
CD	Change Directory	Change ftp server directory	
GET	-	Download a file from ftp server	Only for executable applications. Data buffer is target.
LOGIN	-	Login to ftp server	
LS	List Directory	List ftp server directory	Lists contents of directory.
PUT	-	Upload a file to ftp server	Data buffer is source.
PWD	Print Working Directory	Display current ftp server directory	Lists name of directory

### 5.3.4 FLASH Operation

The NetBootLoader provides various functions for performing operations with Flash memory. The following table provides an overview of available FLASH operation functions.

**Table 5-4: FLASH Operation Commands**

CMD TITLE	ALIAS	FUNCTION	REMARKS
CLONE	-	Program NetBootLoader to FLASH	Uses data buffer or socket as source
LF	Load FLASH	Program application to FLASH	Uses data buffer as source
SF	Store FLASH	Reads FLASH to data buffer	Uses data buffer as target

### 5.3.5 Motorola S-Records

The NetBootLoader provides one function for acquiring Motorola S-Records. The following table provides an overview of this function.

**Table 5-5: Motorola S-Records Commands**

CMD TITLE	ALIAS	FUNCTION	REMARKS
SL	SLoad	Download Motorola S-Records	Uses data buffer as target



## 5.4 Operating the NetBootLoader

### 5.4.1 Initial Setup

The CPU board is delivered with the NetBootLoader already installed in the onboard soldered FLASH and is ready for operation. However, in order for the CPU board to be used in a system, application software must be made available for use. This is accomplished by programming the application also to the onboard soldered Flash memory where the NetBootLoader is located.

Upon initial power up the NetBootLoader is started automatically. As soon as the NetBootLoader has completed initialization of the CPU board, it checks to see if there is a valid application programmed in FLASH and at the same time initiates a command interpreter which the operator can access either via the TERM or telnet interfaces. If there is no valid application in memory, the NetBootLoader terminates the boot operation, and waits for operator intervention. As this is the case when the CPU board is first powered up, the operator now has the opportunity to program an application.

Prior to programming an application it may be necessary to configure the NetBootLoader or perform other functions depending on the user's application development environment or application requirements. Once this has been accomplished and the application has been programmed, the CPU board is ready for operation.

The following chapters provide information on how to set up and operate the NetBootLoader itself, initiation of the telnet interface, and how to program an application to FLASH.

### 5.4.2 Accessing the NetBootLoader

Initial access to the NetBootLoader can only be achieved via the TERM interface. Prior to using the telnet interface, the Ethernet parameters must be set and this can only be accomplished initially via the TERM interface. Once valid Ethernet parameters and the telnet login password have been set, the telnet interface is available for operation.

Use of the TERM interface requires either a terminal or a terminal emulator. Use of the telnet interface requires a remote telnet login to the NetBootLoader.

Availability of the command interpreter depends on the system status. If there is no valid application programmed, the command interpreter is available as long as the operator requires it. If a valid application is programmed, the command interpreter is only available for the duration of the boot wait time. If the operator requires the command interpreter for a longer time he must terminate the boot operation before the boot wait time is exceeded.

Upon initiation of the command interpreter, a prompt is sent to the TERM interface and commands may be entered. To gain access to the NetBootLoader from a remote location via Ethernet a telnet login must be performed. If the boot wait time has not been exceeded, a telnet login automatically terminates the boot operation and a command prompt is sent to the telnet remote interface.

Once the operator has control of the NetBootLoader, he may perform any required action. To continue with the operation of the CPU board, the system must either be cold started or the operator must issue a "reset" command. In either event, the NetBootLoader is restarted and the boot operation begins anew.



### 5.4.3 NetBootLoader Configuration

There are several NetBootLoader commands which provide the operator with the capability to configure specific parameters which are used by the NetBootLoader for interfacing operations. These commands are:

- BW (BootWait)
- NET
- PASSWD
- PF (Port Format)

Default settings are available for all the above commands except for “net” which is dependent on the application environment.

#### 5.4.3.1 BW

This command is used to display or set the actual boot wait time used by the NetBootLoader to delay the boot operation before proceeding with the loading and starting of an application. If this time is set too short it may only be possible to gain access to the NetBootLoader via the MC1 (Abort) signal.

The BootWaitTime value is stored in the boot section of the serial EEPROM. This section is validated with a CRC code to avoid the setting of random parameters.



#### **Note ...**

If the CRC of the boot section is not valid, changing the BootWaitTime will have no effect because the “bw” command does not validate an invalid CRC. In this case, a default timing of 5 seconds is always used.

To validate an invalid CRC, an operating system utility must be used, or, alternatively, the “-f” option of the “bw” command must be issued.



#### **Warning !!!**

Using the “bw -f” command to validate invalid entries may adversely impact the operation of the operating system.

#### 5.4.3.2 NET

This command is used to set or display the parameters for the configuration of the Ethernet interface of the CPU board. The Ethernet interface is only available after these settings have been made. Once these settings have been made, the system must be cold started or reset for them to take effect.

#### 5.4.3.3 PASSWD

This command is used to set the password used by the NetBootLoader for the operation of the telnet interface. No password is required for access from the TERM interface.



#### 5.4.3.4 PF

This command is used to set the port parameters for the TERM and SER0 serial interfaces only for the current operator session. The next system restart will cause these settings to revert to the default settings of: 9600 Baud, 8 bits per character, 1 stop bit, and no parity. This is done to preclude a system lockout when restarting due to incompatible settings.

#### 5.4.4 telnet Login

A telnet login to the NetBootLoader is only possible during the boot wait time and only after the Ethernet network parameters have been set.

To effect a telnet login the operator performs the standard telnet login procedure during the boot wait time. The NetBootLoader responds by suspending the boot wait and requests a login password. The operator then enters a password. If the password is valid, the boot wait is terminated and the operator can now access the NetBootLoader. If the password is invalid, the telnet login procedure is terminated and the boot operation continues.

In the case of an invalid password, the login procedure may be repeated as often as required within the boot wait time. Once the boot wait time is exceeded, a telnet login is no longer possible.

#### 5.4.5 FLASH Operations

To achieve an operable system for an application, the application software must be programmed to FLASH. The NetBootLoader supports the programming of the application to FLASH. In addition to this, it also supports the updating of the NetBootLoader itself as well as data transfer from the FLASH to the data buffer and from the data buffer to an ftp server. The following chapters provide information on performing the various types of FLASH operations.

##### 5.4.5.1 FLASH Offsets


All FLASH is treated as one uniform FLASH, regardless of the physical addresses of the devices involved. All offsets are based from the beginning of the FLASH area. This means that 0x0 is the beginning of the first FLASH bank. The NetBootLoader itself is located at the end of the first bank of the FLASH area and for this reason this area cannot be used for application image programming. Figure 5-1 on the next page illustrates this concept. To display an overview of the current FLASH organization use the "info" command.

If the application image is an operating system (which is the default case), it must be programmed without an offset. When such an image is programmed to FLASH, the image length and CRC information is also programmed along with the image to FLASH. This information is used by the NetBootLoader to determine the validity of the image during the boot operation. During system startup, a valid image is copied to SDRAM address 0x0 and started at offset 0x100 after the boot wait time is exceeded.

If an offset is specified, the image will be programmed exactly at this offset without adding length or CRC information. This option is intended for the storing of configuration information which is required to be located in FLASH.



Figure 5-1: Flash Addressing Scheme - EB405



To understand the above concept assume for example that the onboard soldered Flash is an 8MB device, and the application image is 4MB.

Then:

$$\begin{aligned}
 0xPPPPPPPP &= 0x003F\ FFFF \\
 0xPPPP\ PPPP + 7 &= 0x0040\ 0006 \\
 0xZZZZ\ ZZZZ &= 0x007F\ FFFF \\
 0xZZZZ\ ZZZZ - 0x0005\ FFFF &= 0x007A\ 0000
 \end{aligned}$$

Addressing of off-board Flash would begin with  $0x0080\ 0000$ .







### 5.4.5.2 Programming an Application

The application image itself must be compiled and linked to run from the SDRAM base address 0x0 of the CPU. The image must contain executable PPC code at offset 0x100 which is the usual case with ROM/Flash images.

Gaining access to the image for programming to FLASH depends on where it is located. The NetBootLoader can access three different sources for images:

- ftp server
- Motorola S-Records
- memory within the visible address range of the CPU board

The NetBootLoader uses a single data buffer for downloading an image from an ftp server or an image as Motorola S-Records. These images must first be downloaded to the data buffer prior to being programmed to FLASH. An image located within the visible address range of the CPU board is directly accessible for programming.

To access an image located on an ftp server, the “get” command is used. To perform Motorola S-Record acquisition, the “sl” (SLoad) command is used. Once the image is in the data buffer, the FLASH is programmed using the “lf” (Load Flash) command. For an image within visible memory, the “lf” (LoadFlash) command is used to program directly to FLASH.

### 5.4.5.3 ftp Server Access

To gain access to an application image file stored on an ftp server the Ethernet interface is used. Images are downloaded to the data buffer using the ftp protocol. To use this interface the Ethernet parameters must first be set and then the system must be restarted. During boot wait the operator must gain control of the NetBootLoader and perform an ftp server login. After a successful login, the operator then locates the image file required and downloads it to the data buffer. As with any type of server session, the operator should logout when the session is finished.



#### **Note ...**

The commands “get” and “ls” use the same data buffer. Therefore if an “ls” command is issued after a “get” command the data buffer will be overwritten. If an “lf” command follows the “ls” the NetBootLoader refuses to program the overwritten data buffer to the FLASH.

### 5.4.5.4 Motorola S-Records

The NetBootLoader will also accept Motorola S-Records as an application image. The “sl” command accepts S1, S2 and S3 records. Operation is terminated by the appropriate S9, S8 or S7 record. Other types of records are ignored.

The checksum of every record except end records is checked. Bad records are rejected by the NetBootLoader. The address range of every record is also checked. Records which fall outside of the internal buffer are rejected.

The records must be 0-based. This means that it's address must correspond to the address where they will be loaded in the data buffer relative to its start. If necessary, the base address can be modified with the -o option of the “sl” command.

**Note ...**

If the data buffer is programmed to FLASH without the `-o` option (program a start-able image) the downloaded image is copied to RAM during startup and is executed there. For this reason application images which require to be programmed must start at the address `0x0`.

The image must start at the absolute address `0x0` and must contain executable PPC code at the absolute address `0x100`. If S1 or S2 record input is preferred, please note that these records only include 16 and 24-bit wide addresses. If no switch to another record type is included it must be ensured that the code is not larger than the address range covered.

**Note ...**

Neither the `“sl”` nor `“lf”` command can be used to program Motorola S-Records to RAM areas.

For accessing the Motorola S-Records, both the TERM and SER0 interfaces can be used. The MC6 (LED1) signal is asserted alternately at a low rate while downloading indicating that the transfer is in progress. The transfer itself may take several minutes to complete.

Ensure that the XON/XOFF protocol is used on the host side. This is a fixed setting and cannot be changed. Additionally, ensure that the host does not stop transmission after a number of lines (e.g. OS-9: use the `‘nopause’` attribute).

The TERM and SER0 serial interface parameters can be modified with the `“pf”` command.

## 5.4.6 Updating the NetBootLoader

In addition to programming an application to FLASH, the NetBootLoader itself can be updated. The new version of the image is made available via an ftp server.

### 5.4.6.1 Updating With an Image Loaded Via an ftp Server

The image is downloaded in the same way as an application image (refer to chapter 5.4.5.3). The new version of NetBootLoader image is then programmed using the `“clone -n”` command.

## 5.4.7 Uploading a FLASH Area

The NetBootLoader also has the possibility to upload certain areas of the FLASH to a host using the Ethernet interface. To use this interface the Ethernet parameters must first be set and then the system must be restarted. During boot wait the operator must gain control of the NetBootLoader and perform an ftp server login. After a successful login, the operator then stores the FLASH area to be uploaded to the local data buffer using the `“sf”` command. Using the `“put”` command transfers the contents of the data buffer to the ftp server. As with any type of server session, the operator should logout when the session is finished.



## 5.5 Plug and Play

On the CPU board the NetBootLoader includes “Plug and Play” functionality. This ensures that the board is completely initialized and that all resources necessary for PCI devices (addresses, interrupts etc.) are assigned automatically. This important feature has the advantage that conflicts do not arise when PCI devices are added or removed. Furthermore, the operating system itself does not include the board initialization code.

## 5.6 Porting an Operating System to the CPU Board

The image for the absolute address 0x0 should be linked with an entry point at the absolute address 0x100.

One should not attempt to reassign the PCI BAR registers. The assigned values should be read back and these should always be used in the drivers.

The “interrupt line” field in the PCI configuration header is initialized with the IRQ line number to which the INTA of the device is routed.

Downloaded images are never executed from the FLASH. The programmed image is always downloaded to SDRAM, the absolute address 0x0 being downloaded first. There is no configuration option available to amend this process. If it is necessary to relocate the image to another address after download, simply add a small assembly routine at the beginning of the code which will move the image to the correct address.



## 5.7 Commands

The following commands are available with the NetBootLoader. Where an ellipsis (...) appears in the command syntax it means that the command is continued from the previous line. Observe any spaces that may be between the ellipsis and the remainder of the command.

### ABORT

<b>FUNCTION:</b>	Terminate the NetBootLoader boot operation
<b>SYNTAX:</b>	<b>abort</b>
<b>DESCRIPTION:</b>	This command is used by the operator to terminate the boot operation during the boot wait time to allow the operator to perform other NetBootLoader operations. To be asserted it must be issued during the boot wait time which is indicated by the alternating assertion of the MC6 (LED1) signal.

### BW

<b>FUNCTION:</b>	Set or display the parameters of the boot wait function of the NetBootLoader
<b>SYNTAX:</b>	<b>bw [&lt;time&gt;   -f]</b>  where:  bw    command <time>    parameter: value: seconds 1, 2, 5, 10, 20, 50 -f    option: force CRC update





## BW

<b>DESCRIPTION:</b>	<p>The command "bw" displays the parameter "&lt;time&gt;" setting.</p> <p>The parameter "&lt;time&gt;" stipulates the waiting time in seconds that the boot operation is delayed before the application is loaded and started. No values other than these are supported.</p> <p>Bear in mind when setting the boot wait time that the MC6 (LED1) signal is asserted alternately at the rate of two times a second. Therefore, if the boot wait is set to 1 second the MC6 signal will only be alternately asserted two times.</p> <p>The option "-f" is used to force updating of the CRC value of boot section of the EEPROM.</p> <p>For further information refer to chapter 5.4.3.1.</p>
<b>USAGE:</b>	<p>Display setting of "&lt;time&gt;" parameter</p> <p>COMMAND / RESPONSE:</p> <pre>bw WaitTime: 20</pre> <hr/> <p>Set boot wait time to 50 seconds</p> <p>COMMAND / RESPONSE (none):</p> <pre>bw 50</pre>

## BYE

<b>FUNCTION:</b>	Terminate an ftp server session
<b>SYNTAX:</b>	<b>bye</b>
<b>DESCRIPTION:</b>	An ftp server session which has been established with the command "login" is terminated with the command "bye".



**CD**

<b>FUNCTION:</b>	Change the current ftp server directory
<b>SYNTAX:</b>	<p><b>cd &lt;new-path&gt;</b></p> <p>where:</p> <p style="padding-left: 40px;">cd    command</p> <p style="padding-left: 40px;">&lt;new-path&gt;    parameter: string                   new directory path</p>
<b>DESCRIPTION:</b>	<p>If an ftp server session has been established with the “login” command, the command “cd” is used to change the current ftp server directory.</p> <p>The argument “&lt;new-path&gt;” may be an absolute or relative path. The format depends on what the server accepts. For example, UNIX hosts require that the directory names must be entered exactly in the same case.</p>

**CHECK**

<b>FUNCTION:</b>	Verify validity of application programmed to FLASH
<b>SYNTAX:</b>	<b>check</b>
<b>DESCRIPTION:</b>	When an application is programmed to FLASH, a CRC is performed and the results are stored in FLASH along with the application. The “check” command is used to verify that the current application image in FLASH is valid.
<b>USAGE:</b>	<p>Verify valid application is stored in FLASH</p> <p>COMMAND / RESPONSE:</p> <p><b>check</b></p> <p><b>Check userimage CRC: ok</b></p>





## CLONE

<b>FUNCTION:</b>	Program the NetBootLoader to FLASH
<b>SYNTAX:</b>	<pre>clone [-n]</pre> <p>where:</p> <pre>clone  command -n     option:        program from data buffer</pre>
<b>DESCRIPTION:</b>	<p>To update the NetBootLoader itself, the command “clone” is used. The application image source for programming is the data buffer. The image must first be downloaded to the data buffer from an ftp server. To program from the data buffer, the command “clone -n” is used. The new image is checked for validity. If an image is invalid, the update is aborted. Additionally, the operation must be confirmed by typing the word “yes”. Any other or no input will cancel the operation.</p>
<b>USAGE:</b>	<p>Program NetBootLoader (normal operation)</p> <p>COMMAND / RESPONSE:</p> <pre>NetBtLd&gt; clone -n clone: Fixup FLASH info from ftp buffer This will overwrite the current ... NetBootLoader, are you sure? [no] yes clone: System transferred; Start again, ... assure that Bootjumper is removed. NetBtLd&gt;</pre> <p>Note: When responding to the overwrite query, “yes” must be spelled out. Any other response will terminate the cloning operation.</p>



**CLONE**

```

Program NetBootLoader (image not valid)

COMMAND / RESPONSE:

NetBtLd> clone -n
clone: Fixup FLASH info from ftp buffer
Image length invalid, image is damaged,
abort.
NetBtLd>
    
```

**GET**

<b>FUNCTION:</b>	Download file from ftp server
<b>SYNTAX:</b>	<pre> get &lt;filename&gt;          where:              get    command &lt;filename&gt;    parameter: string                 name of image file to be downloaded, or                 path and name of image file to be downloaded         </pre>
<b>DESCRIPTION:</b>	<p>To download a file from the ftp server to the local data buffer, the command “get” is used. A successful ftp server login must be carried out before a file can be downloaded and the file must be in binary format.</p> <p>The argument “&lt;filename&gt;” must refer to an existing and accessible file on the server and the syntax must follow the requirements on the server, e.g. case sensitiveness. The argument may also include a path specification, if the server supports this.</p>







## HELP or ?

<b>FUNCTION:</b>	Display online help pages
<b>SYNTAX:</b>	<b>help</b> ?
<b>DESCRIPTION:</b>	<p>This command displays the online help pages. The display of the help text varies between the different CPU's reflecting their differences.</p> <p>The syntax of every command and a brief description is shown. The display output pauses after every page. The output can be continued with any key. Entering a "." (period) aborts the help function.</p>

## INFO

<b>FUNCTION:</b>	Display system information
<b>SYNTAX:</b>	<b>info</b>
<b>DESCRIPTION:</b>	<p>The command "info" is used to display an information summary for the running system. The CPU type, the board type, and the detected FLASH layout are displayed.</p>



LF

FUNCTION:	Load Flash
SYNTAX:	<pre>lf [-o[=&lt;offset&gt;] [-k]] ... [-m[=&lt;adr&gt;] -l[=&lt;len&gt;]]</pre> <p>where:</p> <ul style="list-style-type: none"> <li>lf command</li> <li>-o option: offset</li> <li>&lt;offset&gt; parameter: value: hexadecimal program to FLASH offset of ...</li> <li>-k option: keep retain surrounding contents</li> <li>-m option: memory (address)</li> <li>&lt;adr&gt; parameter: value: hexadecimal absolute address of image to be programmed</li> <li>-l option: length</li> <li>&lt;len&gt; parameter: value: hexadecimal length of image to be programmed</li> </ul>
DESCRIPTION:	<p>Without parameters, the FLASH is programmed using the contents of the data buffer. If no image is available in the data buffer, the FLASH programming is terminated.</p> <p>If no offset option (“-o”) is specified the image is considered to be valid and is therefore added along with CRC and length information.</p> <p>If the CRC is determined to be valid during the next startup, the image is copied to the absolute address 0x0 and started at 0x100 after the boot wait time has been exceeded.</p> <p>Normally, the local data buffer holds the image to be programmed. However, if the “-m” and “-l” parameters are specified, the image is programmed from the absolute address specified.</p> <p>If “&lt;offset&gt;” is specified, the contents are programmed exactly at this offset in FLASH. No length and no CRC information is added.</p> <p>The “-k” option can be specified to prevent deletion of the surrounding FLASH contents.</p>



## LF

DESCRIPTION:	<p>FLASH memory can only be erased sector-wise. If an image is programmed to a certain offset with the “-o” option, at least this sector (and maybe one or more of the following sectors depending on the size of the image) will be erased. The “-k” option can be used to retain the surrounding data, however, this slows down the operation significantly.</p> <p>To achieve fast programming of parameter images without destroying other FLASH contents, the data should be placed at a sector boundary and the sector(s) must not contain any other data or executable images. If organized this way, use of the “-k” option can be avoided.</p> <p>Note: The “lf” command cannot be used to program the NetBootLoader.</p>
USAGE:	<p>Program FLASH from data buffer and add CRC and image length COMMAND / RESPONSE (none): <b>lf</b></p>
	<p>Program FLASH from data buffer to offset 0xF4240 COMMAND / RESPONSE (none): <b>lf -o=f4240</b></p>
	<p>Program FLASH from visible address at 0x87000000 for length of 0x123456 COMMAND / RESPONSE (none): <b>lf -m=87000000 -l=123456</b></p>
	<p>Program FLASH from data buffer to offset 0xF4240 and retain adjacent FLASH contents COMMAND / RESPONSE (none): <b>lf -o=f4240 -k</b></p>



**LOGIN**

<b>FUNCTION:</b>	Initiate ftp server session
<b>SYNTAX:</b>	<p><b>login &lt;ip-of-host&gt; &lt;username&gt; [&lt;password&gt;]</b></p> <p>where:</p> <p>login      command</p> <p>&lt;ip-of-host&gt;    parameter: value: numerical string IP address of host: nnn.nnn.nnn.nnn</p> <p>&lt;username&gt;      parameter: value: string ftp server "username"</p> <p>&lt;password&gt;      parameter: value: string user's password</p>
<b>DESCRIPTION:</b>	The command "login" is used to establish an ftp server session. The "<ip-of-host>" must be specified as four numbers separated by single dots. The "<password>" parameter is not necessary if the server does not request one.
<b>USAGE:</b>	<p>Initiate ftp server session</p> <p>COMMAND / RESPONSE:</p> <p><b>login 192.168.47.12 johndoe mypassword</b></p> <p>(Response is dependent on the server accessed)</p>

**LOGOUT**

<b>FUNCTION:</b>	Terminate telnet session with NetBootLoader
<b>SYNTAX:</b>	<b>logout</b>
<b>DESCRIPTION:</b>	A remote telnet session will be terminated with the command "logout". No application is loaded and started if the session is terminated with "logout". The NetBootLoader waits for a new session to be initiated or for a command entry from the serial console.





## LS

<b>FUNCTION:</b>	Display listing of the current ftp server directory
<b>SYNTAX:</b>	<b>ls</b>
<b>DESCRIPTION:</b>	To display a listing of the current ftp server directory the command "ls" is used. This command downloads the listing to the data buffer and then the listing is displayed. Any previously loaded image in the data buffer is overwritten. If an attempt is then made to program the FLASH after the "ls" command has been issued it will fail.

## MD

<b>FUNCTION:</b>	Display visible memory
<b>SYNTAX:</b>	<b>md [&lt;adr&gt;]</b>  where: md     command <adr>  parameter: value: hexadecimal starting address of a visible memory area
<b>DESCRIPTION:</b>	To display a visible memory area the command "md" is used. The first time the command "md" is issued, visible memory contents starting at the address 0x0 are displayed if no "<adr>" parameter is used. If issued again without the "<adr>" parameter, the display starts with the end address of the previous display. Data is displayed as hexadecimal 32-bit words and as ASCII dump.



NET

FUNCTION:	Set or display the parameters for the Ethernet interface														
SYNTAX:	<pre>net [&lt;ip-addr&gt;][&lt;-netmask &lt;netmask&gt;] ...[&lt;-gw &lt;gateway&gt;][&lt;-f&gt;]</pre> <p>where:</p> <table style="margin-left: 20px;"> <tr> <td>net</td> <td>command</td> </tr> <tr> <td>&lt;ip-addr&gt;</td> <td>parameter: value: numerical string IP address of CPU board: nnn.nnn.nnn.nnn</td> </tr> <tr> <td>&lt;-netmask</td> <td>option: netmask</td> </tr> <tr> <td>&lt;netmask&gt;</td> <td>parameter: value: numerical string netmask of CPU board: nnn.nnn.nnn.nnn</td> </tr> <tr> <td>&lt;-gw</td> <td>option: gateway</td> </tr> <tr> <td>&lt;gateway&gt;</td> <td>parameter: value: numerical string gateway address for network: nnn.nnn.nnn.nnn</td> </tr> <tr> <td>&lt;-f</td> <td>option: force CRC update</td> </tr> </table>	net	command	<ip-addr>	parameter: value: numerical string IP address of CPU board: nnn.nnn.nnn.nnn	<-netmask	option: netmask	<netmask>	parameter: value: numerical string netmask of CPU board: nnn.nnn.nnn.nnn	<-gw	option: gateway	<gateway>	parameter: value: numerical string gateway address for network: nnn.nnn.nnn.nnn	<-f	option: force CRC update
net	command														
<ip-addr>	parameter: value: numerical string IP address of CPU board: nnn.nnn.nnn.nnn														
<-netmask	option: netmask														
<netmask>	parameter: value: numerical string netmask of CPU board: nnn.nnn.nnn.nnn														
<-gw	option: gateway														
<gateway>	parameter: value: numerical string gateway address for network: nnn.nnn.nnn.nnn														
<-f	option: force CRC update														
DESCRIPTION:	<p>To set or display the parameters of the Ethernet interface the command "net" is used.</p> <p>Initially the CPU board does not have a valid Ethernet interface configuration, and, therefore, this interface is inoperable. The initial configuration must be done from the TERM interface using the command "net ... -f".</p> <p>Using the "-f" option forces a CRC to be performed and stored along with the other configuration parameters in the serial EEPROM.</p> <p>Once the initialization of the Ethernet interface is done, the CPU board must be restarted for the parameters to take effect. Later changes to the parameters do not require the use of the "-f" option to force a CRC. This is done automatically. Only in the event that the Ethernet interface does not properly initialize, may it be necessary to re-enter the parameters using the "-f" option.</p>														



## PASSWD

<b>FUNCTION:</b>	Set the telnet password
<b>SYNTAX:</b>	<pre>passwd [-f   -d]</pre> <p>where:</p> <pre>passwd  command       -f  option:            if password is not known       -d  option: disable            disable telnet login (remote access)</pre>
<b>DESCRIPTION:</b>	<p>To set the password for telnet sessions with the NetBootLoader the command "passwd" is used. This command is interactive, meaning that after it is issued, the NetBootLoader responds with an appropriate request to the operator which must be properly acknowledged or the operation fails (refer to USAGE below).</p> <p>To set the password in the event it is unknown, use the option "-f". This is can only be accomplished from the TERM interface and not from the Ethernet interface.</p> <p>With the option "-d", the remote telnet login can be disabled by invalidating the password.</p>
<b>USAGE:</b>	<p>Set password</p> <p>COMMAND / RESPONSE:</p> <pre>NetBtLd&gt; passwd Old Password: ***** New Password: ***** Type again   : ***** NetBtLd&gt;</pre> <p>(The old password must be known)</p> <p>Set password when the old password is not known</p> <p>COMMAND / RESPONSE:</p> <pre>NetBtLd&gt; passwd New Password: ***** Type again   : ***** NetBtLd&gt;</pre>



**PCI**

<b>FUNCTION:</b>	Display PCI information
<b>SYNTAX:</b>	<code>pci</code>
<b>DESCRIPTION:</b>	The command “pci” is used to display detailed information on all detected PCI devices. The bus number, device number, function number, vendor, and device ID’s are displayed together with the configured base addresses and the assigned IRQ number.

**PF**

<b>FUNCTION:</b>	Set or display the serial port parameters (format)
<b>SYNTAX:</b>	<pre>pf [&lt;port&gt; [&lt;baud&gt;][/[&lt;bitschar&gt;] .../[&lt;parity&gt;][/&lt;stops&gt;]]]</pre> <p>where:</p> <ul style="list-style-type: none"> <li><code>pf</code> command</li> <li><code>&lt;port&gt;</code> parameter: string: “term” or “ser0” defines serial port to be configured</li> <li><code>&lt;baud&gt;</code> parameter: value: numeric: “50, 75, 110, 134.5, 150, 300, 600, 1200, 1800, 2000, 2400, 3600, 4800, 7200, 9600, 19200, 38400, 115200” defines the baud rate for the port</li> <li><code>&lt;bitschar&gt;</code> parameter: value: numeric: “7” or “8” defines the number of bits per character</li> <li><code>&lt;parity&gt;</code> parameter: string: “n” (none), “o” (odd), “e” (even) defines parity to be used</li> <li><code>&lt;stops&gt;</code> parameter: value: number: “1”, “2” defines number of stop bits</li> </ul>





## PF

DESCRIPTION:	<p>To set or display the operational parameters for the available serial interfaces the command “pf” is used.</p> <p>At startup the settings for the “TERM” and “SER0” interfaces are always set to the default values (9600/8/n/1). This is to avoid a possible system lockout. If other settings are required during operation of the NetBootLoader they may be made. If changes are made, it must be ensured that corresponding parameters are used for the operator console.</p> <p>Issuing this command without parameters being specified will display the current serial port settings.</p> <p>Syntax-wise, no spaces are permitted between the parameters and they must be separated with a slash. Not all parameters must be specified, but the “/” characters must be present to distinguish the different parameters from each other. The sequence can be aborted after every option.</p>
USAGE:	<p>Set “TERM” to 300 Baud, 7 Bits/char, odd parity, and 2 stop bits COMMAND / RESPONSE (none):</p> <pre>pf term 300/7/o/2</pre>
	<p>Set the bits per character parameter of “SER0” to 7 COMMAND / RESPONSE (none):</p> <pre>pf ser0 //7</pre>
	<p>Set the stop bits parameter of “SER0” to 2 COMMAND / RESPONSE (none):</p> <pre>pf ser0 ///2</pre>



PING

FUNCTION:	Verify operability of the Ethernet interface																
SYNTAX:	<pre>ping &lt;ip_addr&gt; [-c &lt;count&gt;] [-s &lt;size&gt;] ... [-w &lt;wait&gt;]</pre> <p>where:</p> <table style="margin-left: 20px;"> <tr> <td>ping</td> <td>command</td> </tr> <tr> <td>&lt;ip-addr&gt;</td> <td>parameter: value: numerical string IP address of target: nnn.nnn.nnn.nnn</td> </tr> <tr> <td>-c</td> <td>option: count</td> </tr> <tr> <td>&lt;count&gt;</td> <td>parameter: value: numeric: “[n ... ]n” number of packets to send</td> </tr> <tr> <td>-s</td> <td>option: size</td> </tr> <tr> <td>&lt;size&gt;</td> <td>parameter: value: numeric: “[n ... ]n”: bytes size of packet to send</td> </tr> <tr> <td>-w</td> <td>option: wait</td> </tr> <tr> <td>&lt;wait&gt;</td> <td>parameter: value: numeric: “[n ... ]n”: seconds wait time between packets</td> </tr> </table>	ping	command	<ip-addr>	parameter: value: numerical string IP address of target: nnn.nnn.nnn.nnn	-c	option: count	<count>	parameter: value: numeric: “[n ... ]n” number of packets to send	-s	option: size	<size>	parameter: value: numeric: “[n ... ]n”: bytes size of packet to send	-w	option: wait	<wait>	parameter: value: numeric: “[n ... ]n”: seconds wait time between packets
ping	command																
<ip-addr>	parameter: value: numerical string IP address of target: nnn.nnn.nnn.nnn																
-c	option: count																
<count>	parameter: value: numeric: “[n ... ]n” number of packets to send																
-s	option: size																
<size>	parameter: value: numeric: “[n ... ]n”: bytes size of packet to send																
-w	option: wait																
<wait>	parameter: value: numeric: “[n ... ]n”: seconds wait time between packets																
DESCRIPTION:	<p>To verify the operational status of the Ethernet interface the command “ping” is used. This command tests the network connection and target server’s ability to respond.</p> <p>If no other parameters are specified, four requests will be sent. This can be changed with the parameter “-c”. The typical size of a ping packet can be changed with the parameter “-s” and the time between requests, which is typically one second, can be changed with the parameter “-w”.</p> <p>Responses to the “ping” command are dependent on the performance of the network.</p>																
USAGE:	<p>Send four packets</p> <p>COMMAND / RESPONSE:</p> <pre>ping 192.192.158.7</pre> <hr/> <p>Send ten packets, 100 bytes long, and wait two seconds between packets</p> <p>COMMAND / RESPONSE:</p> <pre>ping 192.192.158.7 -c 10 -s 100 -w 2</pre>																



## PUT

FUNCTION:	Upload contents of the data buffer to the ftp server.
SYNTAX:	<pre>put &lt;filename&gt;</pre> <p>where:</p> <pre>put      command &lt;filename&gt; parameter: string            file name to be used for contents of data buffer to            be uploaded</pre>
DESCRIPTION:	To upload the contents of the data buffer to a file on an ftp server, the command “put” is used. The file indicated by the parameter “<filename>” is created on the server. In the event that a file with this name already exists, its contents will be overwritten.

## PWD

FUNCTION:	Display the current ftp server directory.
SYNTAX:	<pre>pwd</pre>
DESCRIPTION:	If a ftp connection has been established with the “login” command, the command “pwd” is used to display the complete path of the current directory on the ftp server.

## RS

FUNCTION:	Reset the system
SYNTAX:	<pre>rs</pre>



**RS**

<b>DESCRIPTION:</b>	<p>To permit the operator to force a restart of the system, the command “rs” is used.</p> <p>This command terminates the NetBootLoader command interpreter and resets the entire system, generating a system reset with the onboard watchdog.</p> <p>If this command is issued over a remote telnet connection, the telnet session is terminated prior to the generation of the reset.</p>
---------------------	--

**SF**

<b>FUNCTION:</b>	Store FLASH contents to data buffer
<b>SYNTAX:</b>	<p><b>sf -o[=]&lt;offset&gt; -l[=]&lt;length&gt;</b></p> <p>where:</p> <ul style="list-style-type: none"> <li><b>sf</b> command</li> <li><b>-o</b> option: offset</li> <li><b>&lt;offset&gt;</b> parameter: value: hexadecimal relative offset to start of FLASH contents to be stored to the data buffer</li> <li><b>-l</b> option: length</li> <li><b>&lt;length&gt;</b> parameter: value: hexadecimal length of FLASH contents to be stored to the data buffer</li> </ul>
<b>DESCRIPTION:</b>	<p>With the command “sf” a selected portion of the FLASH contents may be copied to the local data buffer, e.g. for a subsequent upload to the ftp server with the “put” command.</p> <p>The “&lt;offset&gt;” parameter refers to the relative offset within the FLASH area similar to the “lf” command. The parameter “&lt;length&gt;” specifies the length to store.</p>
<b>USAGE:</b>	<p>Store 64 kB of FLASH contents to the data buffer beginning at an offset of 1 MB</p> <p>COMMAND / RESPONSE (none):</p> <p><b>sf -o=100000 -l=10000</b></p>



## SL

FUNCTION:	Download Motorola S-Records to data buffer
SYNTAX:	<pre><b>sl</b> [-o[=]&lt;offset&gt;] [-u]</pre> <p>where:</p> <ul style="list-style-type: none"> <li><b>sl</b> command</li> <li><b>-o</b> option: offset</li> <li><b>&lt;offset&gt;</b> parameter: value: hexadecimal: unsigned offset to be subtracted from each record's address</li> <li><b>-u</b> option: upper</li> </ul>
DESCRIPTION:	<p>With the command “sl” Motorola S-Records are downloaded to the data buffer and the record addresses modified accordingly as required for SDRAM operation (for copying to 0x0).</p> <p>The “&lt;offset&gt;” parameter may be used to change the record base to 0x0.</p> <p>The “-u” option selects the SER0 interface as source for the S-Records.</p>
USAGE:	<p>Download S-Records to data buffer and reduce each record's address by 0x10000.</p> <p>COMMAND / RESPONSE (none):</p> <pre><b>sl -o=10000</b></pre>

## VER

FUNCTION:	Display version number
SYNTAX:	<pre><b>ver</b></pre>
DESCRIPTION:	The command “ver” displays the actual version number of the NetBootLoader.



This page has been intentionally left blank.

