



ZEUS
COMPONENTS

100 MIDLAND AVE.
PORT CHESTER, NY 10573
914-937-7400
FAX 914-937-2553
TELEX 646610

SDFDQ01

F Logic Data Book

1987

SN54/SN74F



TEXAS
INSTRUMENTS

General Information

1

Data Sheets

2

Mechanical Data

3

SN54/74F Logic Data Book



**TEXAS
INSTRUMENTS**

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes in the devices or the device specifications identified in this publication without notice. TI advises its customers to obtain the latest version of device specifications to verify, before placing orders, that the information being relied upon by the customer is current.

TI warrants performance of its semiconductor products to current specifications in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems such testing necessary to support this warranty. Unless mandated by government requirements, specific testing of all parameters of each device is not necessarily performed.

In the absence of written agreement to the contrary, TI assumes no liability for TI applications assistance, customer's product design, or infringement of patents or copyrights of third parties by or arising from use of semiconductor devices described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor devices might be or are used.

INTRODUCTION

In this volume, Texas Instruments presents technical information on the SN54F/SN74F TTL logic family. The combination of the SN54F/SN74F family with Texas Instruments other advanced families of TTL integrated circuits, Advanced Low-Power Schottky[†] (ALS) and Advanced Schottky (AS), offers the industry the broadest spectrum of advanced bipolar logic products available from any supplier. In addition, the SN54F/SN74F TTL logic family provides the system designer with a pin-for-pin compatible alternate source for 54F/74F devices in standard 300-mil plastic dual-in-line packages (DIPs) along with plastic "small outline" (SO) packages, ceramic chip carriers, and ceramic DIPs. Texas Instruments offers all of the above packages with the service levels, quality, and reliability that users have come to expect in a logic family.

The SN54F/SN74F TTL data sheets have been configured for ease of use. They stand alone and require a minimum of reference to other sections for supporting information. Each data sheet has complete absolute maximum ratings, recommended operating conditions, timing requirements (if applicable), and electrical characteristics. The input/output loading and fan-out characteristics of each circuit are specified in terms of actual load-current value in amperes. Pin-outs are specified using Texas Instruments TTL name conventions.

The following definitions are for the system design engineer who prefers to use unit loads. One unit load in the high state is defined to be 20 microamperes. One unit load in the low state is defined to be 0.6 milliamperes.

Logic symbols prepared in accordance with IEEE and IEC standards, logic diagrams, and pinout assignments are provided for all SN54F/SN74F TTL devices. The logic diagrams are provided for the understanding of the logic operation of the device and should not be used to estimate propagation delays. Package dimensions given in the Mechanical Data section of this book are in metric measurements with inches in parenthesis. This is to simplify board layout for designers involved in metric conversion and new designs.

The Texas Instruments SN54F/74F TTL logic family offers several new SN54F/SN74F logic devices. Included among the new functions are:

- 'F286 — 9-bit parity generator with bus driver parity I/O port
- 'F518, 'F519, 'F520 — 8-bit identity comparators with input pull-up resistors and open-collector outputs
- 'F621, 'F622 — Open-collector octal-bus transceivers.

The devices offered can be characterized into distinct logic functions that address several different application areas. The following functional group table summarizes these groups and lists specific application areas that the functions address.

[†]The integrated Schottky-barrier diode-clamped transistor is patented by Texas Instruments Incorporated (U.S. Patent Number 3,463,975).

FUNCTIONAL GROUPS

FUNCTION	APPLICATIONS
Binary/Decade Counters	Synchronous dividers and multipliers Timing circuits and state machine sequencers Pulse and sync generation Code conversion circuits Analog-to-digital and digital-to-analog conversion circuits Modulo-n event counters and rate multipliers
Decoders	Memory, board, processor, and component enable generation Minterm generation and data-flow control Clock phase splitter and decoder trees Demultiplexing for clock distribution and scanning switch encoders Program counters and digital-display systems
Dual Flip-Flops	Extra register bits (e.g., guard bits and carry bits) Synchronizing asynchronous inputs, interrupts, and control signals Finite or algorithmic state machine "state" bits Customized modulo-n event counters
Gates	Combinational logic
Identity Comparators	Peripheral and board enables, address decodes, and cache tag comparisons Page memory boundary detection, page fault detection, and error detection and correction
Multiplexers/Demultiplexers	Implementing combinational logic (function) tables Data flow control and parallel-to-serial converters Multiplexing trees, asynchronous shifting, and sorting
Octal Buffers/Transceivers	Error detection and correction circuits Hamming code generation
Octal Flip-Flops	Bus interface, pipeline registers, and customized shift registers Ring counters, Johnson counters, pattern generators, and custom modulo-n event counters Synchronizing asynchronous inputs, interrupts, and control signals
Shifters/Shift Registers	Serial-to-parallel conversion or parallel-to-serial conversion Clock phase generation, custom counters, and random-number generators Pipeline registers, accumulators, and digital filters On-board diagnostics and multiply and divide by 2^*N CPU design and array processors

This volume provides design and specification data for SN54F/SN74F TTL components. Complete technical data for any TI semiconductor product is available from the nearest TI field sales office, local authorized TI distributor, or directly by writing to:

Marketing and Information Services
Texas Instruments Incorporated
P.O. Box 655012, MS 308
Dallas, Texas 75265

ATTENTION

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other condition beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

General Information

1

Numerical Index

Glossary – TTL Symbols, Terms and Definitions

Explanation of Function Tables

Thermal Information

Parameter Measurement Information

Data Sheets

2

Mechanical Data

3

1

General Information

SN54F00	SN74F00	2-3
SN54F02	SN74F02	2-5
SN54F04	SN74F04	2-7
SN54F08	SN74F08	2-9
SN54F10	SN74F10	2-11
SN54F11	SN74F11	2-13
SN54F20	SN74F20	2-15
SN54F21	SN74F21	2-17
SN54F27	SN74F27	2-19
SN54F30	SN74F30	2-21
SN54F32	SN74F32	2-23
SN54F36	SN74F36	2-25
SN54F74	SN74F74	2-27
SN54F109	SN74F109	2-31
SN54F112	SN74F112	2-35
SN54F113	SN74F113	2-39
SN54F114	SN74F114	2-43
SN54F138	SN74F138	2-47
SN54F151	SN74F151	2-51
SN54F153	SN74F153	2-55
SN54F157A	SN74F157A	2-59
SN54F158A	SN74F158A	2-63
SN54F160A	SN74F160A	2-67
SN54F161A	SN74F161A	2-75
SN54F162A	SN74F162A	2-67
SN54F163A	SN74F163A	2-75
SN54F168	SN74F168	2-83
SN54F169	SN74F169	2-83
SN54F174	SN74F174	2-93
SN54F175	SN74F175	2-97
SN54F240	SN74F240	2-101
SN54F241	SN74F241	2-101
SN54F242	SN74F242	2-107
SN54F243	SN74F243	2-107
SN54F244	SN74F244	2-111
SN54F245	SN74F245	2-115
SN54F251	SN74F251	2-119
SN54F253	SN74F253	2-123
SN54F257	SN74F257	2-127
SN54F258	SN74F258	2-131
SN54F273	SN74F273	2-135
SN54F280A	SN74F280A	2-139
SN54F283	SN74F283	2-143
SN54F286	SN74F286	2-147
SN54F299	SN74F299	2-151
SN54F323	SN74F323	2-157
SN54F350	SN74F350	2-163
SN54F352	SN74F352	2-167
SN54F353	SN74F353	2-171
SN54F373	SN74F373	2-175
SN54F374	SN74F374	2-179
SN54F377	SN74F377	2-183
SN54F378	SN74F378	2-187
SN54F379	SN74F379	2-191
SN54F381	SN74F381	2-195
SN54F382	SN74F382	2-201
SN54F518	SN74F518	2-207
SN54F519	SN74F519	2-207
SN54F520	SN74F520	2-211
SN54F521	SN74F521	2-211
SN54F533	SN74F533	2-215
SN54F534	SN74F534	2-219
SN54F543	SN74F543	2-223
SN54F544	SN74F544	2-227
SN54F568	SN74F568	2-231
SN54F569	SN74F569	2-231
SN54F620	SN74F620	2-241
SN54F621	SN74F621	2-241
SN54F622	SN74F622	2-241
SN54F623	SN74F623	2-241

INTRODUCTION

These symbols, terms, and definitions are in accordance with those currently agreed upon by the JEDEC Council of the Electronic Industries Association (EIA) for use in the USA and by the International Electrotechnical Commission (IEC) for international use.

OPERATING CONDITIONS AND CHARACTERISTICS (IN SEQUENCE BY LETTER SYMBOLS)

- f_{max}** **Maximum clock frequency**
The highest rate at which the clock input of a bistable circuit can be driven through its required sequence while maintaining stable transitions of logic level at the output with input conditions established that should cause changes of output logic level in accordance with the specification.
- I_{CC}** **Supply current**
The current into* the V_{CC} supply terminal of an integrated circuit.
- I_{CCH}** **Supply current, outputs high**
The current into* the V_{CC} supply terminal of an integrated circuit when all (or a specified number) of the outputs are at the high level.
- I_{CCL}** **Supply current, outputs low**
The current into* the V_{CC} supply terminal of an integrated circuit when all (or a specified number) of the outputs are at the low level.
- I_{IH}** **High-level input current**
The current into* an input when a high-level voltage is applied to that input.
- I_{IL}** **Low-level input current**
The current into* an input when a low-level voltage is applied to that input.
- I_{OH}** **High-level output current**
The current into* an output with input conditions applied that, according to the product specification, will establish a high level at the output.
- I_{OL}** **Low-level output current**
The current into* an output with input conditions applied that, according to the product specification, will establish a low level at the output.
- I_{OS}** **Short-circuit output current**
The current into* an output when that output is short-circuited to ground (or other specified potential) with input conditions applied to establish the output logic level farthest from ground potential (or other specified potential).
- I_{OZH}** **Off-state (high-impedance-state) output current (of a three-state output) with high-level voltage applied**
The current flowing into* an output having three-state capability with input conditions established that, according to the product specification, will establish the high-impedance state at the output and with a high-level voltage applied to the output.
NOTE: This parameter is measured with other input conditions established that would cause the output to be at a low level if it were enabled.

*Current out of a terminal is given as a negative value.

GLOSSARY

TTL SYMBOLS, TERMS, AND DEFINITIONS

IOZL	Off-state (high-impedance-state) output current (of a three-state output) with low-level voltage applied The current flowing into* an output having three-state capability with input conditions established that, according to the product specification, will establish the high-impedance state at the output and with a low-level voltage applied to the output. NOTE: This parameter is measured with other input conditions established that would cause the output to be at a high level if it were enabled.
VIH	High-level input voltage An input voltage within the more positive (less negative) of the two ranges of values used to represent the binary variables. NOTE: A minimum is specified that is the least-positive value of high-level input voltage for which operation of the logic element within specification limits is guaranteed.
VIK	Input clamp voltage An input voltage in a region of relatively low differential resistance that serves to limit the input voltage swing.
VIL	Low-level input voltage An input voltage level within the less positive (more negative) of the two ranges of values used to represent the binary variables. NOTE: A maximum is specified that is the most-positive value of low-level input voltage for which operation of the logic element within specification limits is guaranteed.
VOH	High-level output voltage The voltage at an output terminal with input conditions applied that, according to the product specification, will establish a high level at the output.
VOL	Low-level output voltage The voltage at an output terminal with input conditions applied that, according to the product specification, will establish a low level at the output.
t_a	Access time The time interval between the application of a specified input pulse and the availability of valid signals at an output.
t_{dis}	Disable time (of a three-state or open-collector output) The propagation time between the specified reference points on the input and output voltage waveforms with the output changing from either of the defined active levels (high or low) to a high-impedance (off) state. NOTE: For 3-state outputs, $t_{dis} = t_{PHZ}$ or t_{PLZ} . Open-collector outputs will change only if they are low at the time of disabling so $t_{dis} = t_{PLH}$.
t_{en}	Enable time (of a three-state or open-collector output) The propagation time between the specified reference points on the input and output voltage waveforms with the output changing from a high-impedance (off) state to either of the defined active levels (high or low). NOTE: In the case of memories, this is the access time from an enable input (e.g., \overline{G}). For 3-state outputs, $t_{en} = t_{PZH}$ or t_{PZL} . Open-collector outputs will change only if they are responding to data that would cause the output to go low so $t_{en} = t_{PHL}$.

*Current out of a terminal is given as a negative value.



GLOSSARY

TTL SYMBOLS, TERMS, AND DEFINITIONS



t_h	Hold time The time interval during which a signal is retained at a specified input terminal after an active transition occurs at another specified input terminal. NOTES: 1. The hold time is the actual time interval between two signal events and is determined by the system in which the digital circuit operates. A minimum value is specified that is the shortest interval for which correct operation of the digital circuit is guaranteed. 2. The hold time may have a negative value in which case the minimum limit defines the longest interval (between the release of the signal and the active transition) for which correct operation of the digital circuit is guaranteed.
t_{pd}	Propagation delay time The time between the specified reference points on the input and output voltage waveforms with the output changing from one defined level (high or low) to the other defined level. ($t_{pd} = t_{PHL}$ or t_{PLH}).
t_{PHL}	Propagation delay time, high-to-low-level output The time between the specified reference points on the input and output voltage waveforms with the output changing from the defined high level to the defined low level.
t_{PHZ}	Disable time (of a three-state output) from high level The time interval between the specified reference points on the input and output voltage waveforms with the three-state output changing from the defined high level to a high-impedance (off) state.
t_{PLH}	Propagation delay time, low-to-high-level output The time between the specified reference points on the input and output voltage waveforms with the output changing from the defined low level to the defined high level.
t_{PLZ}	Disable time (of a three-state output) from low level The time interval between the specified reference points on the input and output voltage waveforms with the three-state output changing from the defined low level to a high-impedance (off) state.
t_{PZH}	Enable time (of a three-state output) to high level The time interval between the specified reference points on the input and output voltage waveforms with the three-state output changing from a high-impedance (off) state to the defined high level.
t_{PZL}	Enable time (of a three-state output) to low level The time interval between the specified reference points on the input and output voltage waveforms with the three-state output changing from a high-impedance (off) state to the defined low level.
t_{sr}	Sense recovery time The time interval needed to switch a memory from a write mode to a read mode and to obtain valid data signals at the output.
t_{su}	Setup time The time interval between the application of a signal at a specified input terminal and a subsequent active transition at another specified input terminal. NOTES: 1. The setup time is the actual time interval between two signal events and is determined by the system in which the digital circuit operates. A minimum value is specified that is the shortest interval for which correct operation of the digital circuit is guaranteed. 2. The setup time may have a negative value in which case the minimum limit defines the longest interval (between the active transition and the application of the other signal) for which correct operation of the digital circuit is guaranteed.
t_w	Pulse duration (width) The time interval between specified reference points on the leading and trailing edges of the pulse waveform.

EXPLANATION OF FUNCTION TABLES

The following symbols are used in function tables on TI data sheets:

H	=	high level (steady state)
L	=	low level (steady state)
↑	=	transition from low to high level
↓	=	transition from high to low level
→	=	value/level or resulting value/level is routed to indicated destination
↶	=	value/level is re-entered
X	=	irrelevant (any input, including transitions)
Z	=	off (high-impedance) state of a 3-state-output
a . . h	=	the level of steady-state inputs at inputs A through H respectively
Q_0	=	level of Q before the indicated steady-state input conditions were established
\bar{Q}_0	=	complement of Q_0 or level of \bar{Q} before the indicated steady-state input conditions were established
Q_n	=	level of Q before the most recent active transition indicated by ↓ or ↑
	=	one high-level pulse
	=	one low-level pulse
TOGGLE	=	each output changes to the complement of its previous level on each active transition indicated by ↓ or ↑.

If, in the input columns, a row contains only the symbols H, L, and/or X, this means the indicated output is valid whenever the input configuration is achieved and regardless of the sequence in which it is achieved. The output persists so long as the input configuration is maintained.

If, in the input columns, a row contains H, L, and/or X together with ↑ and/or ↓, this means the output is valid whenever the input configuration is achieved but the transition(s) must occur following the achievement of the steady-state levels. If the output is shown as a level (H, L, Q_0 , or \bar{Q}_0), it persists so long as the steady-state input levels and the levels that terminate indicated transitions are maintained. Unless otherwise indicated, input transitions in the opposite direction to those shown have no effect at the output. (If the output is shown as a pulse,  or , the pulse follows the indicated input transition and persists for an interval dependent on the circuit.)

EXPLANATION OF FUNCTION TABLES

Among the most complex function tables in this book are those of the shift registers. These embody most of the symbols used in any of the function tables, plus more. Below is the function table of a 4-bit bidirectional universal shift register, e.g., type SN74194.

CLEAR	MODE		CLOCK	INPUTS				OUTPUTS					
				SERIAL		PARALLEL		Q _A	Q _B	Q _C	Q _D		
	S ₁	S ₀		LEFT	RIGHT	A	B					C	D
L	X	X	X	X	X	X	X	X	X	L	L	L	L
H	X	X	L	X	X	X	X	X	X	Q _{A0}	Q _{B0}	Q _{C0}	Q _{D0}
H	H	H	↑	X	X	a	b	c	d	a	b	c	d
H	L	H	↑	X	H	X	X	X	X	H	Q _{An}	Q _{Bn}	Q _{Cn}
H	L	H	↑	X	L	X	X	X	X	L	Q _{An}	Q _{Bn}	Q _{Cn}
H	H	L	↑	H	X	X	X	X	X	Q _{Bn}	Q _{Cn}	Q _{Dn}	H
H	H	L	↑	L	X	X	X	X	X	Q _{Bn}	Q _{Cn}	Q _{Dn}	L
H	L	L	X	X	X	X	X	X	X	Q _{A0}	Q _{B0}	Q _{C0}	Q _{D0}

The first line of the table represents a synchronous clearing of the register and says that if clear is low, all four outputs will be reset low regardless of the other inputs. In the following lines, clear is inactive (high) and so has no effect.

The second line shows that so long as the clock input remains low (while clear is high), no other input has any effect and the outputs maintain the levels they assumed before the steady-state combination of clear high and clock low was established. Since on other lines of the table only the rising transition of the clock is shown to be active, the second line implicitly shows that no further change in the outputs will occur while the clock remains high or on the high-to-low transition of the clock.

The third line of the table represents synchronous parallel loading of the register and says that if S₁ and S₀ are both high, then without regard to the serial input, the data entered at A will be at output Q_A, data entered at B will be at Q_B, and so forth, following a low-to-high clock transition.

The fourth and fifth lines represent the loading of high- and low-level data, respectively, from the shift-right serial input and the shifting of previously entered data one bit; data previously at Q_A is now at Q_B, the previous levels of Q_B and Q_C are now at Q_C and Q_D respectively, and the data previously at Q_D is no longer in the register. This entry of serial data and shift takes place on the low-to-high transition of the clock when S₁ is low and S₀ is high and the levels at inputs A through D have no effect.

The sixth and seventh lines represent the loading of high- and low-level data, respectively, from the shift-left serial input and the shifting of previously entered data one bit; data previously at Q_B is now at Q_A, the previous levels of Q_C and Q_D are now at Q_B and Q_C, respectively, and the data previously at Q_A is no longer in the register. This entry of serial data and shift takes place on the low-to-high transition of the clock when S₁ is high and S₀ is low and the levels at inputs A through D have no effect.

The last line shows that as long as both mode inputs are low, no other input has any effect, and as in the second line, the outputs maintain the levels they assumed before the steady-state combination of clear high and both mode inputs low was established.

FUNCTIONAL TESTING

functional testing

Functional testing is performed on all logic devices by the execution of a set of functional patterns located in the test program. These patterns are used to guarantee conformance to the truth table and simulate operation in an actual system.

Problems are frequently discovered in functional testing when V_{IH} min and V_{IL} max are used as the input conditions to exercise the function table. V_{IH} min and V_{IL} max are input conditions that are used in parametric testing. The problems occur because of the noise that is present on the test heads of automated test equipment with long cables. Parametric test such as V_{OH} , V_{OL} , I_{OZH} , or I_{OZL} are done at a relatively slow repetition rate, and any noise that is present on the test head will have settled out before the outputs are measured. But during functional testing, the outputs are sensed much sooner, before the noise on the the inputs has settled out and the output has reached its final and correct state.

The functional patterns that are applied to the device under test are 0-volt to 3-volt transitions as defined in the parameter measurement section. The use of $V_{IH} = 3$ volts and $V_{IL} = 0$ volts during functional testing does not imply that the devices are noise sensitive since the environment that the device sees on a system's printed circuit board is much less severe than a noisy production test environment. Therefore, V_{IH} min and V_{IL} max should not be used to test functionality of 54/74 devices.

1

General Information



In digital system design, consideration must be given to thermal management of components. The small size of the "small outline" package makes this even more critical. Figure shows the thermal resistance of these packages for various rates of air flow.

The thermal resistances in Figure 1 can be used to approximate typical and maximum virtual junction temperatures for the SN54F/SN74F Family. In general, junction temperature for any device can be calculated using Equation 1.

$$T_J = R_{\theta JA} (V_{CC} \cdot I_{CC} + N \cdot I_{OL} \cdot V_{OL}) + T_A \quad (1)$$

where

- T_J = virtual junction temperature
- $R_{\theta JA}$ = thermal resistance, junction to ambient air
- V_{CC} = supply voltage (5 V for typical, 5.5 V for maximum)
- I_{CC} = supply current
- N = the number of outputs
- I_{OL} = the low-level output current
- V_{OL} = the low-level output voltage
- T_A = the ambient air temperature

Typical junction temperature can be calculated using Equation 1 directly with typical values of I_{CC} taken from the data sheets and $V_{CC} = 5$ volts. To calculate maximum junction temperature, it is necessary to take into account the spread of I_{CC} values for a population. Due to the specification practices that have been followed, it is useful to use slightly different calculations for SN54F and SN74F devices.

Maximum junction temperature for SN54 parts can be calculated using Equation 1 with I_{CC} being the maximum value specified on the data sheet and $V_{CC} = 5.5$ volts. In fact, I_{CC} for Series 54 devices at the temperature extremes of -55°C to 125°C will be higher than for a SN74F device at the temperature extremes of 0°C to 70°C .

The SN54F/74F family data sheets give a single maximum value for I_{CC} . If that value is used to calculate maximum junction temperature for SN74F devices, an unrealistically high value will result. Instead, Equation 2 can be used. This uses the factor 1.31 to scale the typical value of I_{CC} up to a practical maximum value for process variations and thermal effects.

Thus, for SN74F devices:

$$T_{Jmax} = R_{\theta JA} (5.5 \cdot 1.31 \cdot I_{CCtyp} + N \cdot I_{OL} \cdot V_{OL}) + T_A \quad (2)$$




FIGURE 1



General Information

PARAMETER MEASUREMENT INFORMATION




FIGURE 1. LOAD CIRCUIT FOR TOTEM-POLE OUTPUTS







FIGURE 2. LOAD CIRCUIT FOR THREE STATE AND OPEN-COLLECTOR OUTPUTS




A. SETUP AND HOLD TIMES



B. PULSE WIDTHS



C. PROPAGATION DELAY TIMES



D. THREE-STATE OUTPUT ENABLE TIMES

FIGURE 3. VOLTAGE WAVEFORMS

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses have the following characteristics; PRR = 1 MHz, $t_r = t_f = 2.5$ ns, duty cycle = 50%.
 D. When measuring propagation delay times of three-state outputs, switch S1 is open.
 E. $t_r = t_f \leq 1$ ns.
 F. The outputs are measured one at a time with one transition per measurement.

General Information

1

Numerical Index

Glossary—TTL Symbols, Terms and Definitions

Explanation of Function Tables

Thermal Information

Parameter Measurement Information

Data Sheets

2

Mechanical Data

3

2

Data Sheets

SN54F00, SN74F00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

D2932, MARCH 1987

- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

description


These devices contain four independent 2-input NAND gates. They perform the Boolean functions $Y = \overline{A \cdot B}$ or $Y = \overline{A} + \overline{B}$ in positive logic.

The SN54F00 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74F00 is characterized for operation from 0°C to 70°C .

FUNCTION TABLE (each gate)

INPUTS		OUTPUT
A	B	Y
H	H	L
L	X	H
X	L	H


logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, and N packages.

SN54F00 . . . J PACKAGE
SN74F00 . . . D OR N PACKAGE
(TOP VIEW)




SN54F00 . . . FK PACKAGE
(TOP VIEW)



NC—No internal connection

logic diagram (positive logic)



2
Data Sheets

SN54F00, SN74F00

QUADRUPLE 2-INPUT POSITIVE-NAND GATES

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	-0.5 V to 7 V
Input voltage†	-1.2 V to 7 V
Input current	-30 mA to 5 mA
Voltage applied to any output in the high state	-0.5 V to V_{CC}
Current into any output in the low state	40 mA
Operating free-air temperature range: SN54F00	-55°C to 125°C
SN74F00	0°C to 70°C
Storage temperature range	-65°C to 150°C

†The input voltage ratings may be exceeded provided the input current ratings are observed.

recommended operating conditions

	SN54F00			SN74F00			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC} Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH} High-level input voltage	2			2			V
V_{IL} Low-level input voltage			0.8			0.8	V
I_{IK} Input clamp current			-18			-18	mA
I_{OH} High-level output current			-1			-1	mA
I_{OL} Low-level output current			20			20	mA
T_A Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54F00		SN74F00		UNIT
		MIN	TYP [§] MAX	MIN	TYP [§] MAX	
V_{IK}	$V_{CC} = 4.5V$, $I_I = -18\text{ mA}$		-1.2		-1.2	V
$V_{OH}^{\#}$	$V_{CC} = 4.5V$, $I_{OH} = -1\text{ mA}$	2.5	3.4	2.5	3.4	V
V_{OL}	$V_{CC} = 4.5V$, $I_{OL} = 20\text{ mA}$	0.30	0.5	0.30	0.5	V
I_I	$V_{CC} = 5.5V$, $V_I = 7\text{ V}$		0.1		0.1	mA
I_{IH}	$V_{CC} = 5.5V$, $V_I = 2.7\text{ V}$		20		20	μA
I_{IL}	$V_{CC} = 5.5V$, $V_I = 0.5\text{ V}$		-0.6		-0.6	mA
I_{OS}^{\dagger}	$V_{CC} = 5.5V$, $V_O = 0$	-60	-150	-60	-150	mA
I_{CCH}	$V_{CC} = 5.5V$, $V_I = 0$		1.9 2.8		1.9 2.8	mA
I_{CCL}	$V_{CC} = 5.5V$, $V_I = 4.5\text{ V}$		6.8 10.2		6.8 10.2	mA

switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5V$, $C_L = 50\text{ pF}$, $R_L = 500\ \Omega$, $T_A = 25^\circ\text{C}$			$V_{CC} = 4.5V\text{ to }5.5V$, $C_L = 50\text{ pF}$, $R_L = 500\ \Omega$, $T_A = \text{MIN to MAX}^{\ddagger}$				UNIT
			'F00			SN54F00		SN74F00		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t_{PLH}	A or B	Y	1.6	3.3	5	1.2	7	1.6	6	ns
t_{PHL}	A or B	Y	1	2.8	4.3	1	6.5	1	5.3	ns

‡ For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

§ All typical values are at $V_{CC} = 5V$, $T_A = 25^\circ\text{C}$.

† Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.

For the SN74F00 at $V_{CC} = 4.75V$ and $I_{OH} = -1\text{ mA}$, $V_{OH\text{ min}} = 2.7V$.

NOTE 1: See General Information for load circuits and waveforms.

SN54F02, SN74F02 QUADRUPLE 2-INPUT POSITIVE-NOR GATES

D2932, MARCH 1987

- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

description


These devices contain four independent 2-input NOR gates. They perform the Boolean functions $Y = A + B$ or $Y = \overline{A \cdot B}$ in positive logic.

The SN54F02 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74F02 is characterized for operation from 0°C to 70°C .

FUNCTION TABLE (each gate)


INPUTS		OUTPUT
A	B	Y
H	X	L
X	H	L
L	L	H

logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for D, J, and N packages.

SN54F02 . . . J PACKAGE
SN74F02 . . . D OR N PACKAGE
(TOP VIEW)




SN54F02 . . . FK PACKAGE
(TOP VIEW)



NC—No internal connection

logic diagram (positive logic)



2

Data Sheets

SN54F02, SN74F02 QUADRUPLE 2-INPUT POSITIVE-NOR GATES

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	-0.5 V to 7 V
Input voltage [†]	-1.2 V to 7 V
Input current	-30 mA to 5 mA
Voltage applied to any output in the high state	-0.5 V to V_{CC}
Current into any output in the low state	40 mA
Operating free-air temperature range: SN54F02	-55°C to 125°C
SN74F02	0°C to 70°C
Storage temperature range	-65°C to 150°C

[†]The input voltage ratings may be exceeded provided the input current ratings are observed.

recommended operating conditions

	SN54F02			SN74F02			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC} Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH} High-level input voltage	2			2			V
V_{IL} Low-level input voltage			0.8			0.8	V
I_{IK} Input clamp current			-18			-18	mA
I_{OH} High-level output current			-1			-1	mA
I_{OL} Low-level output current			20			20	mA
T_A Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54F02		SN74F02		UNIT		
		MIN	TYP [‡]	MAX	MIN		TYP [‡]	MAX
V_{IK}	$V_{CC} = 4.5V, I_I = -18mA$			-1.2		-1.2	V	
$V_{OH}\#$	$V_{CC} = 4.5V, I_{OH} = -1mA$	2.5	3.4		2.5	3.4	V	
V_{OL}	$V_{CC} = 4.5V, I_{OL} = 20mA$		0.30	0.5		0.30	0.5	V
I_I	$V_{CC} = 5.5V, V_I = 7V$			0.1		0.1	mA	
I_{IH}	$V_{CC} = 5.5V, V_I = 2.7V$			20		20	μA	
I_{IL}	$V_{CC} = 5.5V, V_I = 0.5V$			-0.6		-0.6	mA	
$I_{OS}\ddagger$	$V_{CC} = 5.5V, V_O = 0$	-60		-150	-60	-150	mA	
I_{CCH}	$V_{CC} = 5.5V, V_I = 0$			3.7		3.7	5.6	mA
I_{CCL}	$V_{CC} = 5.5V, \text{See Note 1}$			8.7		8.7	13	mA

switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5V, C_L = 50pF, R_L = 500\Omega, T_A = 25^\circ C$			$V_{CC} = 4.5V \text{ to } 5.5V, C_L = 50pF, R_L = 500\Omega, T_A = \text{MIN to MAX}^\ddagger$			UNIT	
			'F02			SN54F02		SN74F02		
			MIN	TYP	MAX	MIN	MAX	MIN		MAX
t_{PLH}	A or B	Y	1.7	4	5.5	1.7	7.5	1.7	6.5	ns
t_{PHL}	A or B	Y	1	2.8	4.3	1	6.5	1	5.3	ns

[‡]For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

[§]All typical values are at $V_{CC} = 5V, T_A = 25^\circ C$.

[¶]Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.

[#]For the SN74F02 at $V_{CC} = 4.75V$ and $I_{OH} = -1mA, V_{OH} \text{ min} = 2.7V$.

NOTES: 1. I_{CCL} is measured with one input per gate at 4.5 V and all others are grounded.

2. See General Information for load circuits and waveforms.

SN54F04, SN74F04 HEX INVERTERS

D2932, MARCH 1987

- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

description


These devices contain six independent inverters. They perform the Boolean function $Y = \bar{A}$.

The SN54F04 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74F04 is characterized for operation from 0°C to 70°C .

FUNCTION TABLE (each inverter)

INPUT A	OUTPUT Y
H	L
L	H


logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, and N packages.

SN54F04 . . . J PACKAGE
SN74F04 . . . D OR N PACKAGE
(TOP VIEW)




SN54F04 . . . FK PACKAGE
(TOP VIEW)



NC—No internal connection

logic diagram (positive logic)



2

Data Sheets

SN54F04, SN74F04 HEX INVERTERS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	-0.5 V to 7 V
Input voltage†	-1.2 V to 7 V
Input current	-30 mA to 5 mA
Voltage applied to any output in the high state	-0.5 V to V_{CC}
Current into any output in the low state	40 mA
Operating free-air temperature range: SN54F04	-55°C to 125°C
SN74F04	0°C to 70°C
Storage temperature range	-65°C to 150°C

†The input voltage ratings may be exceeded provided the input current ratings are observed.

recommended operating conditions

	SN54F04			SN74F04			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC} Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH} High-level input voltage	2			2			V
V_{IL} Low-level input voltage	0.8			0.8			V
I_{IK} Input clamp current	-18			-18			mA
I_{OH} High-level output current	-1			-1			mA
I_{OL} Low-level output current	20			20			mA
T_A Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54F04			SN74F04			UNIT
		MIN	TYP [§]	MAX	MIN	TYP [§]	MAX	
V_{IK}	$V_{CC} = 4.5V, I_I = -18\text{ mA}$	-1.2			-1.2			V
$V_{OH}\#$	$V_{CC} = 4.5V, I_{OH} = -1\text{ mA}$	2.5	3.4		2.5	3.4		V
V_{OL}	$V_{CC} = 4.5V, I_{OL} = 20\text{ mA}$	0.30	0.5		0.30	0.5		V
I_I	$V_{CC} = 5.5V, V_I = 7V$	0.1			0.1			mA
I_{IH}	$V_{CC} = 5.5V, V_I = 2.7V$	20			20			μA
I_{IL}	$V_{CC} = 5.5V, V_I = 0.5V$	-0.6			-0.6			mA
$I_{OS}\dagger$	$V_{CC} = 5.5V, V_O = 0$	-60		-150	-60		-150	mA
I_{CCH}	$V_{CC} = 5.5V, V_I = 0$	2.8	4.2		2.8	4.2		mA
I_{CCL}	$V_{CC} = 5.5V, V_I = 4.5V$	10.2	15.3		10.2	15.3		mA

switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5V, C_L = 50\text{ pF}, R_L = 500\ \Omega, T_A = 25^\circ\text{C}$			$V_{CC} = 4.5V\text{ to }5.5V, C_L = 50\text{ pF}, R_L = 500\ \Omega, T_A = \text{MIN to MAX}\ddagger$				UNIT
			'F04			SN54F04		SN74F04		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t_{PLH}	A or B	Y	1.6	3.3	5	1.2	7	1.6	6	ns
t_{PHL}	A or B	Y	1	2.8	4.3	1	6.5	1	5.3	ns

‡ For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

§ All typical values are at $V_{CC} = 5V, T_A = 25^\circ\text{C}$.

† Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.

For the SN74F04 at $V_{CC} = 4.75V$ and $I_{OH} = -1\text{ mA}, V_{OH\text{ min}} = 2.7V$.

NOTE 1: See General Information for load circuits and waveforms.

- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

description


These devices contain four independent 2-input AND gates. They perform the Boolean functions $Y = A \cdot B$ or $Y = \overline{A} + \overline{B}$ in positive logic.

The SN54F08 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74F08 is characterized for operation from 0°C to 70°C .

FUNCTION TABLE (each gate)


INPUTS		OUTPUT
A	B	Y
H	H	H
L	X	L
X	L	L

logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, and N packages.

SN54F08 . . . J PACKAGE
SN74F08 . . . D OR N PACKAGE
(TOP VIEW)




SN54F08 . . . FK PACKAGE
(TOP VIEW)



NC—No internal connection

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	-0.5 V to 7 V
Input voltage†	-1.2 V to 7 V
Input current	-30 mA to 5 mA
Voltage applied to any output in the high state	-0.5 V to V_{CC}
Current into any output in the low state	40 mA
Operating free-air temperature range: SN54F08	-55°C to 125°C
SN74F08	0°C to 70°C
Storage temperature range	-65°C to 150°C

†The input voltage ratings may be exceeded provided the input current ratings are observed.

recommended operating conditions

	SN54F08			SN74F08			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC} Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH} High-level input voltage	2			2			V
V_{IL} Low-level input voltage			0.8			0.8	V
I_{IK} Input clamp current			-18			-18	mA
I_{OH} High-level output current			-1			-1	mA
I_{OL} Low-level output current			20			20	mA
T_A Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54F08			SN74F08			UNIT	
			MIN	TYP [§]	MAX	MIN	TYP [§]	MAX		
V_{IK}	$V_{CC} = 4.5\text{ V}$,	$I_I = -18\text{ mA}$	-1.2			-1.2			V	
$V_{OH}\#$	$V_{CC} = 4.5\text{ V}$,	$I_{OH} = -1\text{ mA}$	2.5	3.4		2.5	3.4		V	
V_{OL}	$V_{CC} = 4.5\text{ V}$,	$I_{OL} = 20\text{ mA}$	0.30			0.30			0.5	V
I_I	$V_{CC} = 5.5\text{ V}$,	$V_I = 7\text{ V}$	0.1			0.1			mA	
I_{IH}	$V_{CC} = 5.5\text{ V}$,	$V_I = 2.7\text{ V}$	20			20			μA	
I_{IL}	$V_{CC} = 5.5\text{ V}$,	$V_I = 0.5\text{ V}$	-0.6			-0.6			mA	
$I_{OS}\ddagger$	$V_{CC} = 5.5\text{ V}$,	$V_O = 0$	-60		-150	-60		-150	mA	
I_{CCH}	$V_{CC} = 5.5\text{ V}$,	$V_I = 4.5\text{ V}$	5.5			5.5			8.3	mA
I_{CCL}	$V_{CC} = 5.5\text{ V}$,	$V_I = 0$	8.6			8.6			12.9	mA

switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5\text{ V}$, $C_L = 50\text{ pF}$, $R_L = 500\ \Omega$, $T_A = 25^\circ\text{C}$			$V_{CC} = 4.5\text{ V to }5.5\text{ V}$, $C_L = 50\text{ pF}$, $R_L = 500\ \Omega$, $T_A = \text{MIN to MAX}\ddagger$						UNIT
			'F08			SN54F08			SN74F08			
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	MAX		
t_{PLH}	A or B	Y	2.2	3.8	5.6	1.7		7.5	2.2		6.6	ns
t_{PHL}	A or B	Y	1.7	3.6	5.3	1.2		7.5	1.7		6.3	ns

‡ For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

§ All typical values are at $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$.

¶ Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.

For the SN74F08 at $V_{CC} = 4.75\text{ V}$ and $I_{OH} = -1\text{ mA}$, $V_{OH\text{ min}} = 2.7\text{ V}$.

NOTE 1: See General Information for load circuits and waveforms.

2

Data Sheets

SN54F10, SN74F10 TRIPLE 3-INPUT POSITIVE-NAND GATES

D2932, MARCH 1987

- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

description


These devices contain three independent 3-input NAND gates. They perform the Boolean functions $Y = A \cdot B \cdot C$ or $Y = \overline{A + B + C}$ in positive logic.

The SN54F10 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74F10 is characterized for operation from 0°C to 70°C .

FUNCTION TABLE (each gate)

INPUTS			OUTPUT
A	B	C	Y
H	H	H	L
L	X	X	H
X	L	X	H
X	X	L	H


logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, and N packages.

SN54F10 . . . J PACKAGE
SN74F10 . . . D OR N PACKAGE
(TOP VIEW)




SN54F10 . . . FK PACKAGE
(TOP VIEW)



NC—No internal connection

logic diagram (positive logic)



PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

Copyright © 1987, Texas Instruments Incorporated

SN54F10, SN74F10

TRIPLE 3-INPUT POSITIVE-NAND GATES

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	-0.5 V to 7 V
Input voltage†	-1.2 V to 7 V
Input current	-30 mA to 5 mA
Voltage applied to any output in the high state	-0.5 V to V_{CC}
Current into any output in the low state	40 mA
Operating free-air temperature range: SN54F10	-55°C to 125°C
SN74F10	0°C to 70°C
Storage temperature range	-65°C to 150°C

†The input voltage ratings may be exceeded provided the input current ratings are observed.

recommended operating conditions

	SN54F10			SN74F10			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC} Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH} High-level input voltage	2			2			V
V_{IL} Low-level input voltage			0.8			0.8	V
I_{IK} Input clamp current			-18			-18	mA
I_{OH} High-level output current			-1			-1	mA
I_{OL} Low-level output current			20			20	mA
T_A Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54F10			SN74F10			UNIT
		MIN	TYP [§]	MAX	MIN	TYP [§]	MAX	
V_{IK}	$V_{CC} = 4.5V, I_I = -18\text{ mA}$			-1.2			-1.2	V
$V_{OH}^\#$	$V_{CC} = 4.5V, I_{OH} = -1\text{ mA}$	2.5	3.4		2.5	3.4		V
V_{OL}	$V_{CC} = 4.5V, I_{OL} = 20\text{ mA}$		0.30	0.5		0.30	0.5	V
I_I	$V_{CC} = 5.5V, V_I = 7V$			0.1			0.1	mA
I_{IH}	$V_{CC} = 5.5V, V_I = 2.7V$			20			20	µA
I_{IL}	$V_{CC} = 5.5V, V_I = 0.5V$			-0.6			-0.6	mA
I_{OS}^\ddagger	$V_{CC} = 5.5V, V_O = 0$	-60		-150	-60		-150	mA
I_{CCH}	$V_{CC} = 5.5V, V_I = 0$		1.4	2.1		1.4	2.1	mA
I_{CCL}	$V_{CC} = 5.5V, V_I = 4.5V$		5.1	7.7		5.1	7.7	mA

switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5V, C_L = 50\text{ pF}, R_L = 500\ \Omega, T_A = 25^\circ\text{C}$			$V_{CC} = 4.5V\text{ to }5.5V, C_L = 50\text{ pF}, R_L = 500\ \Omega, T_A = \text{MIN to MAX}^\ddagger$			UNIT	
			'F10			SN54F10		SN74F10		
			MIN	TYP	MAX	MIN	MAX	MIN		MAX
t_{PLH}	A or B	Y	1.6	3.3	5	1.2	7	1.6	6	ns
t_{PHL}	A or B	Y	1	2.8	4.3	1	6.5	1	5.3	ns

‡ For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

§ All typical values are at $V_{CC} = 5V, T_A = 25^\circ\text{C}$.

¶ Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.

For the SN74F10 at $V_{CC} = 4.75V$ and $I_{OH} = -1\text{ mA}, V_{OH\text{ min}} = 2.7V$.

NOTE 1: See General Information for load circuits and waveforms.

D2932, MARCH 1987

- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

description


These devices contain three independent 3-input AND gates. They perform the Boolean functions $Y = A \cdot B \cdot C$ or $Y = \bar{A} \cdot \bar{B} \cdot \bar{C}$ positive logic.

The SN54F11 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74F11 is characterized for operation from 0°C to 70°C .

FUNCTION TABLE (each gate)


INPUTS			OUTPUT
A	B	C	Y
H	H	H	H
L	X	X	L
X	L	X	L
X	X	L	L

logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, and N packages.

**SN54F11 ... J PACKAGE
SN74F11 ... D OR N PACKAGE
(TOP VIEW)**




**SN54F11 ... FK PACKAGE
(TOP VIEW)**



NC—No internal connection

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	-0.5 V to 7 V
Input voltage†	-1.2 V to 7 V
Input current	-30 mA to 5 mA
Voltage applied to any output in the high state	-0.5 V to V_{CC}
Current into any output in the low state	40 mA
Operating free-air temperature range: SN54F11	-55°C to 125°C
SN74F11	0°C to 70°C
Storage temperature range	-65°C to 150°C

†The input voltage ratings may be exceeded provided the input current ratings are observed.

recommended operating conditions

	SN54F11			SN74F11			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC} Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH} High-level input voltage	2			2			V
V_{IL} Low-level input voltage			0.8			0.8	V
I_{IK} Input clamp current			-18			-18	mA
I_{OH} High-level output current			-1			-1	mA
I_{OL} Low-level output current			20			20	mA
T_A Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54F11			SN74F11			UNIT
		MIN	TYP [§]	MAX	MIN	TYP [§]	MAX	
V_{IK}	$V_{CC} = 4.5V, I_I = -18mA$			-1.2			-1.2	V
$V_{OH}^{\#}$	$V_{CC} = 4.5V, I_{OH} = -1mA$	2.5	3.4		2.5	3.4		V
V_{OL}	$V_{CC} = 4.5V, I_{OL} = 20mA$		0.30	0.5		0.30	0.5	V
I_I	$V_{CC} = 5.5V, V_I = 7V$			0.1			0.1	mA
I_{IH}	$V_{CC} = 5.5V, V_I = 2.7V$			20			20	µA
I_{IL}	$V_{CC} = 5.5V, V_I = 0.5V$			-0.6			-0.6	mA
I_{OS}^{\dagger}	$V_{CC} = 5.5V, V_O = 0$	-60		-150	-60		-150	mA
I_{CCH}	$V_{CC} = 5.5V, V_I = 4.5V$		4.1	6.2		4.1	6.2	mA
I_{CCL}	$V_{CC} = 5.5V, V_I = 0$		6.5	9.7		6.5	9.7	mA

switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5V, C_L = 50pF, R_L = 500\Omega, T_A = 25^\circ C$			$V_{CC} = 4.5V \text{ to } 5.5V, C_L = 50pF, R_L = 500\Omega, T_A = \text{MIN to MAX}^{\ddagger}$			UNIT	
			'F11			SN54F11		SN74F11		
			MIN	TYP	MAX	MIN	MAX	MIN		MAX
t_{PLH}	A or B	Y	2.2	3.8	5.6	1.7	7.5	2.2	6.6	ns
t_{PHL}	A or B	Y	1.7	3.7	5.5	1.2	7.5	1.7	6.5	ns

‡ For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

§ All typical values are at $V_{CC} = 5V, T_A = 25^\circ C$.

† Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.

For the SN74F11 at $V_{CC} = 4.75V$ and $I_{OH} = -1mA, V_{OH} \text{ min} = 2.7V$.

NOTE 1: See General Information for load circuits and waveforms.

SN54F20, SN74F20 DUAL 4-INPUT POSITIVE-NAND GATES

D2932, MARCH 1987

- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

description


These devices contain two independent 4-input NAND gates. They perform the Boolean functions $Y = \overline{A \cdot B \cdot C \cdot D}$ or $Y = \overline{A + B + C + D}$ in positive logic.

The SN54F20 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74F20 is characterized for operation from 0°C to 70°C .

FUNCTION TABLE (each gate)

INPUTS				OUTPUT
A	B	C	D	Y
H	H	H	H	L
L	X	X	X	H
X	L	X	X	H
X	X	L	X	H
X	X	X	L	H


logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, and N packages.

SN54F20 . . . J PACKAGE
SN74F20 . . . D OR N PACKAGE
(TOP VIEW)




SN54F20 . . . FK PACKAGE
(TOP VIEW)



NC—No internal connection

logic diagram (positive logic)



Data Sheets

SN54F20, SN74F20

DUAL 4-INPUT POSITIVE-NAND GATES

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	-0.5 V to 7 V
Input voltage [†]	-1.2 V to 7 V
Input current	-30 mA to 5 mA
Voltage applied to any output in the high state	-0.5 V to V_{CC}
Current into any output in the low state	40 mA
Operating free-air temperature range: SN54F20	-55°C to 125°C
SN74F20	0°C to 70°C
Storage temperature range	-65°C to 150°C

[†]The input voltage ratings may be exceeded provided the input current ratings are observed.

recommended operating conditions

	SN54F20			SN74F20			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC} Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH} High-level input voltage	2			2			V
V_{IL} Low-level input voltage			0.8			0.8	V
I_{IK} Input clamp current			-18			-18	mA
I_{OH} High-level output current			-1			-1	mA
I_{OL} Low-level output current			20			20	mA
T_A Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54F20		SN74F20		UNIT
		MIN	TYP [§] MAX	MIN	TYP [§] MAX	
V_{IK}	$V_{CC} = 4.5V$, $I_I = -18mA$		-1.2		-1.2	V
$V_{OH}^{\#}$	$V_{CC} = 4.5V$, $I_{OH} = -1mA$	2.5	3.4	2.5	3.4	V
V_{OL}	$V_{CC} = 4.5V$, $I_{OL} = 20mA$		0.30 0.5		0.30 0.5	V
I_I	$V_{CC} = 5.5V$, $V_I = 7V$		0.1		0.1	mA
I_{IH}	$V_{CC} = 5.5V$, $V_I = 2.7V$		20		20	μA
I_{IL}	$V_{CC} = 5.5V$, $V_I = 0.5V$		-0.6		-0.6	mA
I_{OS}^{\ddagger}	$V_{CC} = 5.5V$, $V_O = 0$	-60	-150	-60	-150	mA
I_{CCH}	$V_{CC} = 5.5V$, $V_I = 0$		0.9 1.4		0.9 1.4	mA
I_{CCL}	$V_{CC} = 5.5V$, $V_I = 4.5V$		3.4 5.1		3.4 5.1	mA

switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5V$, $C_L = 50pF$, $R_L = 500\Omega$, $T_A = 25^\circ C$			$V_{CC} = 4.5V$ to $5.5V$, $C_L = 50pF$, $R_L = 500\Omega$, $T_A = MIN$ to MAX^{\ddagger}			UNIT	
			'F20			SN54F20		SN74F20		
			MIN	TYP	MAX	MIN	MAX	MIN		MAX
t_{PLH}	A or B	Y	1.6	3.3	5	1.2	7	1.6	6	ns
t_{PHL}	A or B	Y	1	2.8	4.3	1	6.5	1	5.3	ns

[‡] For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

[§] All typical values are at $V_{CC} = 5V$, $T_A = 25^\circ C$.

[†] Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.

[#] For the SN74F20 at $V_{CC} = 4.75V$ and $I_{OH} = -1mA$, $V_{OH} min = 2.7V$.

NOTE 1: See General Information for load circuits and waveforms.

- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

description


These devices contain two independent 4-input AND gates. They perform the Boolean functions $Y = A \cdot B \cdot C \cdot D$ or $Y = \bar{A} + \bar{B} + \bar{C} + \bar{D}$ in positive logic.

The SN54F21 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74F21 is characterized for operation from 0°C to 70°C .


FUNCTION TABLE (each gate)

INPUTS				OUTPUT
A	B	C	D	Y
H	H	H	H	H
L	X	X	X	L
X	L	X	X	L
X	X	L	X	L
X	X	X	L	L

SN54F21 . . . J PACKAGE
SN74F21 . . . D OR N PACKAGE
(TOP VIEW)




SN54F21 . . . FK PACKAGE
(TOP VIEW)




NC—No internal connection

logic symbol†



logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, and N packages.



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	-0.5 V to 7 V
Input voltage [†]	-1.2 V to 7 V
Input current	-30 mA to 5 mA
Voltage applied to any output in the high state	-0.5 V to V_{CC}
Current into any output in the low state	40 mA
Operating free-air temperature range: SN54F21	-55°C to 125°C
SN74F21	0°C to 70°C
Storage temperature range	-65°C to 150°C

[†]The input voltage ratings may be exceeded provided the input current ratings are observed.

recommended operating conditions

	SN54F21			SN74F21			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC} Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH} High-level input voltage	2			2			V
V_{IL} Low-level input voltage			0.8			0.8	V
I_{IK} Input clamp current			-18			-18	mA
I_{OH} High-level output current			-1			-1	mA
I_{OL} Low-level output current			20			20	mA
T_A Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54F21			SN74F21			UNIT
			MIN	TYP [§]	MAX	MIN	TYP [§]	MAX	
V_{IK}	$V_{CC} = 4.5V$,	$I_I = -18 mA$			-1.2			-1.2	V
$V_{OH}^{\#}$	$V_{CC} = 4.5V$,	$I_{OH} = -1 mA$	2.5	3.4		2.5	3.4		V
V_{OL}	$V_{CC} = 4.5V$,	$I_{OL} = 20 mA$		0.30	0.5		0.30	0.5	V
I_I	$V_{CC} = 5.5V$,	$V_I = 7 V$			0.1			0.1	mA
I_{IH}	$V_{CC} = 5.5V$,	$V_I = 2.7 V$			20			20	μA
I_{IL}	$V_{CC} = 5.5V$,	$V_I = 0.5 V$			-0.6			-0.6	mA
I_{OS}^{\ddagger}	$V_{CC} = 5.5V$,	$V_O = 0$	-60		-150	-60		-150	mA
I_{CCH}	$V_{CC} = 5.5V$,	$V_I = 4.5 V$			2			2	mA
I_{CCL}	$V_{CC} = 5.5V$,	$V_I = 0$			4.6			4.6	mA

switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5 V$, $C_L = 50 pF$, $R_L = 500 \Omega$, $T_A = 25^\circ C$		$V_{CC} = 4.5 V$ to $5.5 V$, $C_L = 50 pF$, $R_L = 500 \Omega$, $T_A = MIN$ to MAX^{\ddagger}				UNIT
			F21		SN54F21		SN74F21		
			MIN	TYP	MAX	MIN	MAX	MIN	
t_{PLH}	A or B	Y		4.3					ns
t_{PHL}	A or B	Y		3.8					ns

[‡] For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

[§] All typical values are at $V_{CC} = 5V$, $T_A = 25^\circ C$.

[†] Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.

[#] For the SN74F21 at $V_{CC} = 4.75V$ and $I_{OH} = -1 mA$, $V_{OH min} = 2.7V$.

NOTE 1: See General Information for load circuits and waveforms.

SN54F27, SN74F27 TRIPLE 3-INPUT POSITIVE-NOR GATES

D2932, MARCH 1987

- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

description


These devices contain three independent 3-input NOR gates. They perform the Boolean functions $Y = \overline{A+B+C}$ or $Y = \overline{A} \cdot \overline{B} \cdot \overline{C}$ in positive logic.

The SN54F27 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74F27 is characterized for operation from 0°C to 70°C .

FUNCTION TABLE (each gate)

INPUTS			OUTPUT
A	B	C	Y
H	X	X	L
X	H	X	L
X	X	H	L
L	L	L	H


logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, and N packages.

SN54F27 . . . J PACKAGE
SN74F27 . . . D OR N PACKAGE
(TOP VIEW)




SN54F27 . . . FK PACKAGE
(TOP VIEW)



NC—No internal connection

logic diagram (positive logic)



2

Data Sheets

SN54F27, SN74F27

TRIPLE 3-INPUT POSITIVE-NOR GATES

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	-0.5 V to 7 V
Input voltage [†]	-1.2 V to 7 V
Input current	-30 mA to 5 mA
Voltage applied to any output in the high state	-0.5 V to V_{CC}
Current into any output in the low state	40 mA
Operating free-air temperature range: SN54F27	-55°C to 125°C
SN74F27	0°C to 70°C
Storage temperature range	-65°C to 150°C

[†]The input voltage ratings may be exceeded provided the input current ratings are observed.

recommended operating conditions

	SN54F27			SN74F27			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC} Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH} High-level input voltage	2			2			V
V_{IL} Low-level input voltage			0.8			0.8	V
I_{IK} Input clamp current			-18			-18	mA
I_{OH} High-level output current			-1			-1	mA
I_{OL} Low-level output current			20			20	mA
T_A Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54F27			SN74F27			UNIT
		MIN	TYP [§]	MAX	MIN	TYP [§]	MAX	
V_{IK}	$V_{CC} = 4.5\text{ V}$, $I_I = -18\text{ mA}$			-1.2			-1.2	V
$V_{OH}^{\#}$	$V_{CC} = 4.5\text{ V}$, $I_{OH} = -1\text{ mA}$	2.5	3.4		2.5	3.4		V
V_{OL}	$V_{CC} = 4.5\text{ V}$, $I_{OL} = 20\text{ mA}$		0.30	0.5		0.30	0.5	V
I_I	$V_{CC} = 5.5\text{ V}$, $V_I = 7\text{ V}$			0.1			0.1	mA
I_{IH}	$V_{CC} = 5.5\text{ V}$, $V_I = 2.7\text{ V}$			20			20	μA
I_{IL}	$V_{CC} = 5.5\text{ V}$, $V_I = 0.5\text{ V}$			-0.6			-0.6	mA
I_{OS}^{\dagger}	$V_{CC} = 5.5\text{ V}$, $V_O = 0$	-60		-150	-60		-150	mA
I_{CCH}	$V_{CC} = 5.5\text{ V}$, $V_I = 0$		3.8			3.8	5.5	mA
I_{CCL}	$V_{CC} = 5.5\text{ V}$, See Note 1		8.4			8.4	12	mA

switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5\text{ V}$, $C_L = 50\text{ pF}$, $R_L = 500\ \Omega$, $T_A = 25^\circ\text{C}$			$V_{CC} = 4.5\text{ V to }5.5\text{ V}$, $C_L = 50\text{ pF}$, $R_L = 500\ \Omega$, $T_A = \text{MIN to MAX}^{\ddagger}$			UNIT	
			'F27			SN54F27		SN74F27		
			MIN	TYP	MAX	MIN	MAX	MIN		MAX
t_{PLH}	A or B	Y	1.2	3.1	5			1	5.5	ns
t_{PHL}	A or B	Y	1	2.1	4.5			1	4.5	ns

[†]For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

[§]All typical values are at $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$.

[‡]Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.

[#]For the SN74F27 at $V_{CC} = 4.75\text{ V}$ and $I_{OH} = -1\text{ mA}$, $V_{OH\text{ min}} = 2.7\text{ V}$.

NOTES 1. I_{CCL} is measured with one input per gate at 4.5V and all others grounded.

2. See General Information for load circuits and waveforms.

SN54F30, SN74F30 8-INPUT POSITIVE-NAND GATES

D2932, MARCH 1987

- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

description

These devices contain a single 8-input NAND gate and perform the following Boolean functions in positive logic:

$$Y = \overline{A \cdot B \cdot C \cdot D \cdot E \cdot F \cdot G \cdot H} \text{ or}$$


$$Y = \overline{A + B + C + D + E + F + G + H}$$

The SN54F30 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74F30 is characterized for operation from 0°C to 70°C .

FUNCTION TABLE

INPUTS A THRU H	OUTPUT Y
All inputs H	L
One or more inputs L	H


logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, and N packages.

SN54F30 . . . J PACKAGE
SN74F30 . . . D OR N PACKAGE
(TOP VIEW)




SN54F30 . . . FK PACKAGE
(TOP VIEW)



NC—No internal connection.

logic diagram (positive logic)



2

Data Sheets

SN54F30, SN74F30

8-INPUT POSITIVE-NAND GATES

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	-0.5 V to 7 V
Input voltage†	-1.2 V to 7 V
Input current	-30 mA to 5 mA
Voltage applied to any output in the high state	-0.5 V to V_{CC}
Current into any output in the low state	40 mA
Operating free-air temperature range: SN54F30	-55°C to 125°C
SN74F30	0°C to 70°C
Storage temperature range	-65°C to 150°C

†The input voltage ratings may be exceeded provided the input current ratings are observed.

recommended operating conditions

	SN54F30			SN74F30			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC} Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH} High-level input voltage	2			2			V
V_{IL} Low-level input voltage			0.8			0.8	V
I_{IK} Input clamp current			-18			-18	mA
I_{OH} High-level output current			-1			-1	mA
I_{OL} Low-level output current			20			20	mA
T_A Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54F30			SN74F30			UNIT
		MIN	TYP [§]	MAX	MIN	TYP [§]	MAX	
V_{IK}	$V_{CC} = 4.5 V, I_I = -18 mA$			-1.2			-1.2	V
$V_{OH}^{\#}$	$V_{CC} = 4.5 V, I_{OH} = -1 mA$	2.5	3.4		2.5	3.4		V
V_{OL}	$V_{CC} = 4.5 V, I_{OL} = 20 mA$		0.30	0.5		0.30	0.5	V
I_I	$V_{CC} = 5.5 V, V_I = 7 V$			0.1			0.1	mA
I_{IH}	$V_{CC} = 5.5 V, V_I = 2.7 V$			20			20	μA
I_{IL}	$V_{CC} = 5.5 V, V_I = 0.5 V$			-0.6			-0.6	mA
I_{OS}^{\ddagger}	$V_{CC} = 5.5 V, V_O = 0$	-60		-150	-60		-150	mA
I_{CCH}	$V_{CC} = 5.5 V, V_I = 0$		0.7	1.5		0.7	1.5	mA
I_{CCL}	$V_{CC} = 5.5 V, V_I = 4.5 V$		2.2	4		2.2	4	mA

switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5 V, C_L = 50 pF, R_L = 500 \Omega, T_A = 25^\circ C$			$V_{CC} = 4.5 V \text{ to } 5.5 V, C_L = 50 pF, R_L = 500 \Omega, T_A = \text{MIN to MAX}^{\ddagger}$			UNIT	
			'F30			SN54F30		SN74F30		
			MIN	TYP	MAX	MIN	MAX	MIN		MAX
t_{PLH}	A or B	Y	1	3.1	5	1	6	1	5.5	ns
t_{PHL}	A or B	Y	1	2.6	4.5	1	6	1	5	ns

‡ For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

§ All typical values are at $V_{CC} = 5 V, T_A = 25^\circ C$.

¶ Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.

For the SN74F30 at $V_{CC} = 4.75 V$ and $I_{OH} = -1 mA, V_{OH} \text{ min} = 2.7 V$.

NOTE 1: See General Information for load circuits and waveforms.

2

Data Sheets

D2932, MARCH 1987

- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

description


These devices contain four independent 2-input OR gates. They perform the Boolean functions $Y = A + B$ or $Y = \overline{A \cdot B}$ in positive logic.

The SN54F32 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74F32 is characterized for operation from 0°C to 70°C .

FUNCTION TABLE
(each gate)


OUTPUT		INPUTS	
A	B	Y	
H	X	H	
X	H	H	
L	L	L	

logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, and N packages.

SN54F32 . . . J PACKAGE
SN74F32 . . . D OR N PACKAGE
(TOP VIEW)




SN54F32 . . . FK PACKAGE
(TOP VIEW)



NC—No internal connection

logic diagram (positive logic)



2

Data Sheets

SN54F32, SN74F32
QUADRUPLE 2-INPUT POSITIVE-OR GATES

ADVANCE
INFORMATION

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	-0.5 V to 7 V
Input voltage [†]	-1.2 V to 7 V
Input current	-30 mA to 5 mA
Voltage applied to any output in the high state	-0.5 V to V_{CC}
Current into any output in the low state	40 mA
Operating free-air temperature range: SN54F32	-65°C to 150°C
SN74F32	0°C to 70°C
Storage temperature range	-65°C to 150°C

[†]The input voltage ratings may be exceeded provided the input current ratings are observed.

recommended operating conditions

	SN54F32			SN74F32			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC} Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH} High-level input voltage	2			2			V
V_{IL} Low-level input voltage			0.8			0.8	V
I_{IK} Input clamp current			-18			-18	mA
I_{OH} High-level output current			-1			-1	mA
I_{OL} Low-level output current			20			20	mA
T_A Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54F32			SN74F32			UNIT
		MIN	TYP [§]	MAX	MIN	TYP [§]	MAX	
V_{IK}	$V_{CC} = 4.5V, I_I = -18mA$			-1.2			-1.2	V
V_{OH} #	$V_{CC} = 4.5V, I_{OH} = -1mA$	2.5	3.4		2.5	3.4		V
V_{OL}	$V_{CC} = 4.5V, I_{OL} = 20mA$		0.3	0.5		0.3	0.5	V
I_I	$V_{CC} = 5.5V, V_I = 7V$			0.1			0.1	mA
I_{IH}	$V_{CC} = 5.5V, V_I = 2.7V$			20			20	µA
I_{IL}	$V_{CC} = 5.5V, V_I = 0.5V$			-0.6			-0.6	mA
I_{OS} [¶]	$V_{CC} = 5.5V, V_O = 0$	-60		-150	-60		-150	mA
I_{CCH}	$V_{CC} = 5.5V, \text{See Note 1}$		6.1	9.2		6.1	9.2	mA
I_{CCL}	$V_{CC} = 5.5V, V_I = 0$		10.3	15.5		10.3	15.5	mA

switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5V, C_L = 50pF, R_L = 500\Omega, T_A = 25^\circ C$			$V_{CC} = 4.5V \text{ to } 5.5V, C_L = 50pF, R_L = 500\Omega, T_A = \text{MIN to MAX}^\ddagger$			UNIT	
			'F32			SN54F32		SN74F32		
			MIN	TYP	MAX	MIN	MAX	MIN		MAX
t_{PLH}	A or B	Y	2.2	3.8	5.6	2.2	7.5	2.2	6.6	ns
t_{PHL}			2.2	3.6	5.3	1.7	7.5	2.2	6.3	ns

[‡]For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

[§]All typical values are at $V_{CC} = 5V, T_A = 25^\circ C$.

[¶]Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.

[#]For the SN74F32 at $V_{CC} = 4.75V$ and $I_{OH} = -1mA, V_{OH} \text{ min} = 2.7V$.

NOTES: 1. I_{CCH} is measured with one input per gate at 4.5 V and all others at ground.

2. See General Information for load circuits and waveforms.

SN54F36, SN74F36 QUADRUPLE 2-INPUT POSITIVE-NOR GATES

D2932, MARCH 1987

- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

description


These devices contain four independent 2-input NOR gates. They perform the Boolean functions $Y = A+B$ or $Y = \bar{A}\cdot\bar{B}$ in positive logic.

The SN54F36 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74F36 is characterized for operation from 0°C to 70°C .

FUNCTION TABLE (each gate)

INPUTS		OUTPUT
A	B	Y
H	X	L
X	H	L
L	L	H


logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, and N packages.

SN54F36 . . . J PACKAGE
SN74F36 . . . D OR N PACKAGE
(TOP VIEW)




SN54F36 . . . FK PACKAGE
(TOP VIEW)



NC—No internal connection

logic diagram (positive logic)



2

Data Sheets

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

TEXAS
INSTRUMENTS

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

Copyright © 1987, Texas Instruments Incorporated

2-25

SN54F36, SN74F36 QUADRUPLE 2-INPUT POSITIVE-NOR GATES

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	-0.5 V to 7 V
Input voltage [†]	-1.2 V to 7 V
Input current	-30 mA to 5 mA
Voltage applied to any output in the high state	-0.5 V to V_{CC}
Current into any output in the low state	40 mA
Operating free-air temperature range: SN54F36	-55°C to 125°C
SN74F36	0°C to 70°C
Storage temperature range	-65°C to 150°C

[†]The input voltage ratings may be exceeded provided the input current ratings are observed.

recommended operating conditions

	SN54F36			SN74F36			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC} Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH} High-level input voltage	2			2			V
V_{IL} Low-level input voltage			0.8			0.8	V
I_{IK} Input clamp current			-18			-18	mA
I_{OH} High-level output current			-1			-1	mA
I_{OL} Low-level output current			20			20	mA
T_A Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54F36			SN74F36			UNIT
		MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	
V_{IK}	$V_{CC} = 4.5 V$, $I_I = -18 mA$			-1.2			-1.2	V
$V_{OH}^{\#}$	$V_{CC} = 4.5 V$, $I_{OH} = -1 mA$	2.5	3.4		2.5	3.4		V
V_{OL}	$V_{CC} = 4.5 V$, $I_{OL} = 20 mA$		0.30	0.5		0.30	0.5	V
I_I	$V_{CC} = 5.5 V$, $V_I = 7 V$			0.1			0.1	mA
I_{IH}	$V_{CC} = 5.5 V$, $V_I = 2.7 V$			20			20	μA
I_{IL}	$V_{CC} = 5.5 V$, $V_I = 0.5 V$			-0.6			-0.6	mA
I_{OS}^{\dagger}	$V_{CC} = 5.5 V$, $V_O = 0$	-60		-150	-60		-150	mA
I_{CCH}	$V_{CC} = 5.5 V$, $V_I = 0$		3.7	5.6		3.7	5.6	mA
I_{CCL}	$V_{CC} = 5.5 V$, See Note 1		8.7	13		8.7	13	mA

switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5 V$, $C_L = 50 pF$, $R_L = 500 \Omega$, $T_A = 25^\circ C$			$V_{CC} = 4.5 V$ to $5.5 V$, $C_L = 50 pF$, $R_L = 500 \Omega$, $T_A = \text{MIN to MAX}^{\ddagger}$			UNIT	
			'F36			SN54F36		SN74F36		
			MIN	TYP	MAX	MIN	MAX	MIN		MAX
t_{PLH}	A or B	Y	1.7	4	5.5	1.7	7.5	1.7	6.5	ns
t_{PHL}			1	2.8	4.3	1	6.5	1	5.3	

[‡]For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

[§]All typical values are at $V_{CC} = 5 V$, $T_A = 25^\circ C$.

[†]Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.

[#]For the SN74F36 at $V_{CC} = 4.75 V$ and $I_{OH} = -1 mA$, $V_{OH} \text{ min} = 2.7 V$.

NOTES: 1. I_{CCL} is measured with one input per gate at 4.5 V and all others grounded.

2. See General Information for load circuits and waveforms.

SN54F74, SN74F74 DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

D2932, MARCH 1987

- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

description

These devices contain two independent D-type positive-edge-triggered flip-flops. A low level at the Preset or Clear inputs sets or resets the outputs regardless of the levels of the other inputs. When Preset and Clear are inactive (high), data at the D input meeting the setup time requirements are transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold time interval, data at the D inputs may be changed without affecting the levels at the outputs.


The SN54F74 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74F74 is characterized for operation from 0°C to 70°C .

FUNCTION TABLE


INPUTS				OUTPUTS	
PRESET	CLEAR	CLOCK	D	Q	\bar{Q}
L	H	X	X	H	L
H	L	X	X	L	H
L	L	X	X	H [†]	H [†]
H	H	↑	H	H	L
H	H	↑	L	L	H
H	H	L	X	Q ₀	\bar{Q}_0

[†]The output levels in this configuration are not guaranteed to meet the minimum levels for V_{OH} . Furthermore, this configuration is nonstable; that is, it will not persist when either Preset or Clear returns to its inactive (high) level.

SN54F74 . . . J PACKAGE
SN74F74 . . . D OR N PACKAGE
(TOP VIEW)




SN54F74 . . . FK PACKAGE
(TOP VIEW)



NC—No internal connection

logic symbol[†]



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, and N packages.



Data Sheets

SN54F74, SN74F74

DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	-0.5 V to 7 V
Input voltage [†]	-1.2 V to 7 V
Input current	-30 mA to 5 mA
Voltage applied to any output in the high state	-0.5 V to V_{CC}
Current into any output in the low state	40 mA
Operating free-air temperature range: SN54F74	-55°C to 125°C
SN74F74	0°C to 70°C
Storage temperature range	-65°C to 150°C

[†] The input voltage ratings may be exceeded provided the input current ratings are observed.

recommended operating conditions

		SN54F74			SN74F74			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH}	High-level input voltage	2			2			V
V_{IL}	Low-level input voltage			0.8			0.8	V
I_{IK}	Input clamp current			-18			-18	mA
I_{OH}	High-level output current			-1			-1	mA
I_{OL}	Low-level output current			20			20	mA
T_A	Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54F74			SN74F74			UNIT
		MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	
V_{IK}	$V_{CC} = 4.5 \text{ V}, I_I = -18 \text{ mA}$			-1.2			-1.2	V
V_{OH}^{\dagger}	$V_{CC} = 4.5 \text{ V}, I_{OH} = -1 \text{ mA}$	2.5	3.4		2.5	3.4		V
V_{OL}	$V_{CC} = 4.5 \text{ V}, I_{OL} = 20 \text{ mA}$		0.30	0.5		0.30	0.5	V
I_I	$V_{CC} = 5.5 \text{ V}, V_I = 7 \text{ V}$			0.1			0.1	mA
I_{IH}	$V_{CC} = 5.5 \text{ V}, V_I = 2.7 \text{ V}$			20			20	μA
I_{IL}	Data, CLK			-0.6			-0.6	mA
	PRE or CLR			-1.8			-1.8	
I_{OS}^{\S}	$V_{CC} = 5.5 \text{ V}, V_O = 0$	-60		-150	-60		-150	mA
I_{CC}	$V_{CC} = 5.5 \text{ V},$ See Note 1		10.5	16		10.5	16	mA

[‡] All typical values are at $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$.

[§] Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.

[†] For the SN74F74 at $V_{CC} = 4.75 \text{ V}$ and $I_{OH} = -1 \text{ mA}, V_{OH \text{ min}} = 2.7 \text{ V}$.

NOTE 1: I_{CC} measured with D, CLK, and PRE grounded, then with D, CLK, and CLR grounded.

2

Data Sheets

SN54F74, SN74F74 DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

		$V_{CC} = 5\text{ V},$ $T_A = 25^\circ\text{C}$		$V_{CC} = 4.5\text{ V to }5.5\text{ V},$ $T_A = \text{MIN to MAX}^\dagger$				UNIT
		'F74		SN54F74		SN74F74		
		MIN	MAX	MIN	MAX	MIN	MAX	
f_{clock}	Clock frequency	0	100	0	80	0	100	MHz
t_{su}	Setup time before CLK \uparrow	Data high	2		3		2	ns
		Data low	3		4		3	
t_{h}	Hold time after CLK \uparrow	Data high	1		2		1	ns
		Data low	1		2		1	
t_{w}	Pulse duration	CLK high, $\overline{\text{PRE}}$ or $\overline{\text{CLR}}$ low	4		4		4	ns
		CLK low	5		6		5	
t_{su}	Inactive-state setup time before CLK \uparrow ‡	$\overline{\text{PRE}}$ or $\overline{\text{CLR}}$ to CLK	2		3		2	ns

switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5\text{ V},$ $C_L = 50\text{ pF},$ $R_L = 500\ \Omega,$ $T_A = 25^\circ\text{C}$			$V_{CC} = 4.5\text{ V to }5.5\text{ V},$ $C_L = 50\text{ pF},$ $R_L = 500\ \Omega,$ $T_A = \text{MIN to MAX}^\dagger$			UNIT	
			'F74			SN54F74		SN74F74		
			MIN	TYP ‡	MAX	MIN	MAX	MIN		MAX
f_{max}			100	145		80		100	MHz	
t_{PLH}	CLK	Q or $\overline{\text{Q}}$	3	4.9	6.8	3	8.5	3	7.8	ns
t_{PHL}			3.6	5.8	8	3.6	10.5	3.6	9.2	
t_{PLH}	$\overline{\text{PRE}}$ or $\overline{\text{CLR}}$	Q or $\overline{\text{Q}}$	2.4	4.2	6.1	2.4	8	2.4	7.1	ns
t_{PHL}			2.7	6.6	9	2.7	11.5	2.7	10.5	

† For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

‡ All typical values are at $V_{CC} = 5\text{ V}, T_A = 25^\circ\text{C}$.

§ Inactive-state setup time is also referred to as "recovery time".

NOTE 2: See General Information for load circuits and waveforms.

2

Data Sheets

2

Data Sheets

SN54F109, SN74F109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

D2932, MARCH 1987

- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

description

These devices contain two independent J-K positive-edge-triggered flip-flops. A low level at the Preset or Clear inputs sets or resets the outputs regardless of the levels of the other inputs. When Preset and Clear are inactive (high), data at the J and K input meeting the setup time requirements are transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold time interval, data at the J and K inputs may be changed without affecting the levels at the outputs. These versatile flip-flops can perform as toggle flip-flops by grounding K and trying J high. They also can perform as D-type flip-flops if J and K are tied together.


The SN54F109 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74F109 is characterized for operation from 0°C to 70°C.

FUNCTION TABLE
(EACH FLIP-FLOP)


		INPUTS			OUTPUTS	
PRESET	CLEAR	CLOCK	J	K	Q	\bar{Q}
L	H	X	X	X	H	L
H	L	X	X	X	L	H
L	L	X	X	X	H*	H*
H	H	↑	L	L	L	H
H	H	↑	H	L	TOGGLE	
H	H	↑	L	H	Q ₀	\bar{Q} ₀
H	H	↑	H	H	H	L
H	H	L	X	X	Q ₀	\bar{Q} ₀

*The output levels in this configuration are not guaranteed to meet the minimum levels for V_{OH}. Furthermore, this configuration is nonstable; that is, it will not persist when either Preset or Clear returns to its inactive (high) level.

SN54F109 . . . J PACKAGE
SN74F109 . . . D OR N PACKAGE
(TOP VIEW)




SN54F109 . . . FK PACKAGE
(TOP VIEW)



NC—No internal connection

logic symbol†



†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for D, J, and N packages.



Data Sheets

SN54F109, SN74F109

DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	-0.5 V to 7 V
Input voltage†	-1.2 V to 7 V
Input current†	-30 mA to 5 mA
Voltage applied to any output in the high state	-0.5 V to V_{CC}
Current into any output in the low state	40 mA
Operating free-air temperature range: SN54F109	-55°C to 125°C
SN74F109	0°C to 70°C
Storage temperature range	-65°C to 150°C

† The input voltage ratings may be exceeded provided the input current ratings are observed.

recommended operating conditions

		SN54F109			SN74F109			UNIT	
		MIN	NOM	MAX	MIN	NOM	MAX		
V_{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V	
V_{IH}	High-level input voltage	2			2			V	
V_{IL}	Low-level input voltage	0.8			0.8			V	
I_{IK}	Input clamp current	-18			-18			mA	
I_{OH}	High-level output current	-1			-1			mA	
I_{OL}	Low-level output current	20			20			mA	
T_A	Operating free-air temperature	-55			0			70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54F109			SN74F109			UNIT
		MIN	TYP‡	MAX	MIN	TYP‡	MAX	
V_{IK}	$V_{CC} = 4.5$ V, $I_I = -18$ mA	-1.2			-1.2			V
V_{OH} †	$V_{CC} = 4.5$ V, $I_{OH} = -1$ mA	2.5	3.4		2.5	3.4		V
V_{OL}	$V_{CC} = 4.5$ V, $I_{OL} = 20$ mA	0.30	0.5		0.30	0.5		V
I_I	$V_{CC} = 5.5$ V, $V_I = 7$ V	0.1			0.1			mA
I_{IH}	$V_{CC} = 5.5$ V, $V_I = 2.7$ V	20			20			µA
I_{IL}	J, \bar{K} , CLK	-0.6			-0.6			mA
	\bar{PRE} or \bar{CLR}	-1.8			-1.8			
I_{OS} §	$V_{CC} = 5.5$ V, $V_O = 0$	-60	-150		-60	-150		mA
I_{CC}	$V_{CC} = 5.5$ V, See Note 1	11.7		17	11.7		17	mA

‡ All typical values are at $V_{CC} = 5$ V, $T_A = 25^\circ\text{C}$.

§ Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.

† For the SN74F109 at $V_{CC} = 4.75$ V and $I_{OH} = -1$ mA, V_{OH} min = 2.7 V.

NOTE 1: I_{CC} measured with J, \bar{K} , CLK, and \bar{PRE} grounded, then with J, \bar{K} , CLK, and \bar{CLR} .

SN54F109, SN74F109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

		V _{CC} = 5 V, T _A = 25°C		V _{CC} = 4.5 V to 5.5 V, T _A = MIN to MAX†				UNIT
		'F109		SN54F109		SN74F109		
		MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	0	100	0	70	0	90	MHz
t _{su}	Setup time before CLK †	Data high	3	3	3	3		ns
		Data low	3	3	3	3		
t _h	Hold time after CLK †	Data high	1	1	1	1		ns
		Data low	1	1	1	1		
t _w	Pulse duration	CLK high, PRE or CLR low	4	4	4	4		ns
		CLK low	5	5	5	5		
t _{su}	Inactive-state setup time before CLK †	PRE or CLR to CLK	2	2	2	2		ns

switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R _L = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R _L = 500 Ω, T _A = MIN to MAX†				UNIT
			'F109			SN54F109		SN74F109		
			MIN	TYP‡	MAX	MIN	MAX	MIN	MAX	
f _{max}			100	150	70		90		MHz	
t _{PLH}	CLK	Q or \bar{Q}	3	4.9	7	3	9	3	8	ns
t _{PHL}			3.6	5.8	8	3.6	10.5	3.6	9.2	
t _{PLH}	PRE or CLR	Q or \bar{Q}	2.4	4.8	7	2.4	9	2.4	8	ns
t _{PHL}			2.7	6.6	9	2.7	11.5	2.7	10.5	

† For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

‡ All typical values are at V_{CC} = 5 V, T_A = 25°C.

NOTE 2: See General Information for load circuits and waveforms.

2
Data Sheets

2

Data Sheets

- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

description

These devices contain two independent J-K negative-edge-triggered flip-flops. A low level at the Preset or Clear inputs sets or resets the outputs regardless of the levels of the other inputs. When Preset and Clear are inactive (high), data at the J and K inputs meeting the setup time requirements are transferred to the outputs on the negative-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the fall time of the clock pulse. Following the hold time interval, data at the J and K inputs may be changed without affecting the levels at the outputs. These versatile flip-flops can perform as toggle flip-flops by tying J and K high.


The SN54F112 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74F112 is characterized for operation from 0°C to 70°C.

FUNCTION TABLE


INPUTS				OUTPUTS		
PRE	CLR	CLK	J	K	Q	\bar{Q}
L	H	X	X	X	H	L
H	L	X	X	X	L	H
L	L	X	X	X	H [†]	H [†]
H	H	↓	L	L	Q ₀	\bar{Q}_0
H	H	↓	H	L	H	L
H	H	↓	L	H	L	H
H	H	↓	H	H	TOGGLE	
H	H	H	X	X	Q ₀	\bar{Q}_0

[†]The output levels in this configuration are not guaranteed to meet the minimum levels for V_{OH}. Furthermore, this configuration is nonstable; that is, it will not persist when either Preset or Clear returns to its inactive (high) level.

SN54F112 . . . J PACKAGE
SN74F112 . . . D OR N PACKAGE
(TOP VIEW)




SN54F112 . . . FK PACKAGE
(TOP VIEW)



NC—No internal connection

logic symbol[†]




[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, and N packages.

SN54F112, SN74F112
DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS
WITH CLEAR AND PRESET

ADVANCE
INFORMATION

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	-0.5 V to 7 V
Input voltage†	-1.2 V to 7 V
Input current	-30 mA to 5 mA
Voltage applied to any output in the high state	-0.5 V to V_{CC}
Current into any output in the low state	40 mA
Operating free-air temperature range: SN54F112	-55°C to 125°C
SN74F112	0°C to 70°C
Storage temperature range	-65°C to 150°C

†The input voltage ratings may be exceeded provided the input current ratings are observed.

recommended operating conditions

	SN54F112			SN74F112			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC} Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH} High-level input voltage	2			2			V
V_{IL} Low-level input voltage			0.8			0.8	V
I_{IK} Input clamp current			-18			-18	mA
I_{OH} High-level output current			-1			-1	mA
I_{OL} Low-level output current			20			20	mA
T_A Operating free-air temperature	-55		125	0		70	°C

2

Data Sheets

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54F112			SN74F112			UNIT
		MIN	TYP‡	MAX	MIN	TYP‡	MAX	
V _{IK}	V _{CC} = 4.5 V, I _J = -18 mA	-1.2			-1.2			V
V _{OH#}	V _{CC} = 4.5 V, I _{OH} = -1 mA	2.5	3.4		2.5	3.4	V	
V _{OL}	V _{CC} = 4.5 V, I _{OL} = 20 mA	0.30 0.5			0.30 0.5			V
I _I	V _{CC} = 5.5 V, V _I = 7 V				0.1			mA
I _{IH}	V _{CC} = 5.5 V, V _I = 2.7 V				20			μA
I _{IL}	J or K				-0.6			mA
	PRE or CLR	V _{CC} = 5.5 V, V _I = 0.5 V			-3			mA
	CLK				-2.4			mA
I _{OS§}	V _{CC} = 5.5 V, V _O = 0	-60	-150		-60	-150	mA	
I _{CC}	V _{CC} = 5.5 V, See Note 1	12 19		12 19			mA	

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

		V _{CC} = 5 V, T _A = 25°C		V _{CC} = 4.5 V to 5.5 V, T _A = MIN to MAX†				UNIT
		'F112		SN54F112		SN74F112		
		MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	0	110			0	100	MHz
t _{su}	Setup time before CLK↓	Data high	4			5		ns
		Data low	3			3.5		ns
t _h	Hold time after CLK↓	Data high	0			0		ns
		Data low	0			0		ns
t _w	Pulse duration	CLK high or low	4.5			5		ns
		CLR or PRE low	4.5			5		ns
t _{su}	Inactive-state setup time before CLK↓†	PRE or CLR high	4			5		ns

switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R _L = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R _L = 500 Ω, T _A = MIN to MAX†				UNIT
			'F112			SN54F112		SN74F112		
			MIN	TYP‡	MAX	MIN	MAX	MIN	MAX	
f _{max}			110	130			100		MHz	
t _{PLH}	CLK	Q or Q̄	1.2	4.6	6.5			1.2	7.5	ns
t _{PHL}			1.2	4.6	6.5			1.2	7.5	
t _{PLH}	PRE or CLR	Q or Q̄	1.2	4.1	6.5			1.2	7.5	ns
t _{PHL}			1.2	4.1	6.5			1.2	7.5	

† For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

‡ All typical values are at V_{CC} = 5 V, T_A = 25°C.

§ Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.

¶ Inactive-state setup time is also referred to as "recovery time".

For the SN74F112 at V_{CC} = 4.75 V and I_{OH} = -1 mA, V_{OH} min = 2.7 V.

NOTES: 1. I_{CC} is measured with all outputs open, the Q and Q̄ outputs alternately high and the clock input grounded at the time of measurement.

2. See General Information for load circuits and waveforms.

2

Data Sheets

D2932, MARCH 1987

- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

description


These devices contain two independent J-K negative-edge-triggered flip-flops. A low level at the Preset input sets the outputs regardless of the levels of the other inputs. When Preset (\overline{PRE}) is inactive (high), data at the J and K inputs meeting the setup time requirements are transferred to the outputs on the negative-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold time interval, data at the J and K inputs may be changed without affecting the levels at the outputs. These versatile flip-flops can perform as toggle flip-flops by tying J and K high.

The SN54F113 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74F113 is characterized for operation from 0°C to 70°C .


FUNCTION TABLE

INPUTS				OUTPUTS	
\overline{PRE}	CLK	J	K	Q	\overline{Q}
L	X	X	X	H	L
H	\downarrow	L	L	Q_0	\overline{Q}_0
H	\downarrow	H	L	H	L
H	\downarrow	L	H	L	H
H	\downarrow	H	H	TOGGLE	
H	H	X	X	Q_0	\overline{Q}_0

SN54F113 . . . J PACKAGE
SN74F113 . . . D OR N PACKAGE
(TOP VIEW)




SN54F113 . . . FK PACKAGE
(TOP VIEW)



NC—No internal connection

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for D, J, and N packages.


Data Sheets

2

SN54F113, SN74F113
DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS
WITH PRESET

ADVANCE
INFORMATION

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	-0.5 V to 7 V
Input voltage†	-1.2 V to 7 V
Input current	-30 mA to 5 mA
Voltage applied to any output in the high state	-0.5 V to V_{CC}
Current into any output in the low state	40 mA
Operating free-air temperature range: SN54F113	-55°C to 125°C
SN74F113	0°C to 70°C
Storage temperature range	-65°C to 150°C

†The input voltage ratings may be exceeded provided the input current ratings are observed.

recommended operating conditions

		SN54F113			SN74F113			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH}	High-level input voltage	2			2			V
V_{IL}	Low-level input voltage			0.8			0.8	V
I_{IK}	Input clamp current			-18			-18	mA
I_{OH}	High-level output current			-1			-1	mA
I_{OL}	Low-level output current			20			20	mA
T_A	Operating free-air temperature	-55		125	0		70	°C

2 Data Sheets

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54F113			SN74F113			UNIT
		MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	
V _{IK}	V _{CC} = 4.5 V, I _I = -18 mA			-1.2			-1.2	V
V _{OH} [#]	V _{CC} = 4.5 V, I _{OH} = -1 mA	2.5	3.4		2.5	3.4		V
V _{OL}	V _{CC} = 4.5 V, I _{OL} = 20 mA		0.30	0.5		0.30	0.5	V
I _I	V _{CC} = 5.5 V, V _I = 7 V			0.1			0.1	mA
I _{IH}	V _{CC} = 5.5 V, V _I = 2.7 V			20			20	μA
I _{IL}	J or K			-0.6			-0.6	mA
	PRE			-3			-3	
	CLK			-2.4			-2.4	
I _{OS} [§]	V _{CC} = 5.5 V, V _O = 0	-60		-150	-60		-150	mA
I _{CC}	V _{CC} = 5.5 V, See Note 1		12	19		12	19	mA

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

		V _{CC} = 5 V, T _A = 25°C		V _{CC} = 4.5 V to 5.5 V, T _A = MIN to MAX [†]				UNIT
		'F113		SN54F113		SN74F113		
		MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	0	110			0	100	MHz
t _{su}	Setup time before CLK↓	Data high	4			5		ns
		Data low	3			3.5		
t _h	Hold time after CLK↓	Data high or low	0			0		ns
		CLK high or low	4.5			5		
t _w	Pulse duration	PRE low	4.5			5		ns
t _{su}	Inactive-state setup time [¶] before CLK↓	PRE high	4			5		ns

switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R _L = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R _L = 500 Ω, T _A = MIN to MAX [†]				UNIT
			'F113			SN54F113		SN74F113		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f _{max}			110	125			100			MHz
t _{PLH}	CLK	Q or Q̄	1.2	3.6	6			1.2	7	ns
t _{PHL}			1.2	3.6	6			1.2	7	
t _{PLH}	PRE	Q or Q̄	1.2	4.1	6.5			1.2	7.5	ns
t _{PHL}			1.2	4.1	6.5			1.2	7.5	

[†] For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

[‡] All typical values are at V_{CC} = 5 V, T_A = 25°C.

[§] Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.

[¶] Inactive-state setup time is also referred to as "recovery time".

[#] For the SN74F113 at V_{CC} = 4.75 V and I_{OH} = -1 mA, V_{OH} min = 2.7 V.

NOTES: 1. I_{CC} is measured with all outputs open with the Q and Q̄ outputs alternately at high level; at the time of measurement, the clock input is grounded.

2. See General Information for load circuits and waveforms.



2

Data Sheets

**SN54F114, SN74F114
DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS
WITH PRESET, COMMON CLEAR, AND COMMON CLOCK**

D2932, MARCH 1987

- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

description

These devices contain two independent J-K negative-edge-triggered flip-flops. A low level at the Preset or Clear inputs sets or resets the outputs regardless of the levels of the other inputs. When Preset and Clear are inactive (high), data at the J and K inputs meeting the setup time requirements are transferred to the outputs on the negative-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the fall time of the clock pulse. Following the hold time interval, data at the J and K inputs may be changed without affecting the levels at the outputs. These versatile flip-flops can perform as toggle flip-flops by tying J and K high.


The SN54F114 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74F114 is characterized for operation from 0°C to 70°C.

FUNCTION TABLE


INPUTS		OUTPUTS			
PRE	CLR	J	K	Q	Q̄
L	H	X	X	H	L
H	L	X	X	L	H
L	L	X	X	H†	H†
H	H	↓	L	Q ₀	Q̄ ₀
H	H	↓	H	L	L
H	H	↓	L	H	H
H	H	↓	H	L	L
H	H	↓	H	TOGGLE	
H	H	H	X	Q ₀	Q̄ ₀

†The output levels in this configuration are not guaranteed to meet the minimum levels for V_{OH}. Furthermore, this configuration is nonstable; that is, it will not persist when either Preset or Clear returns to its inactive (high) level.

**SN54F114 . . . J PACKAGE
SN74F114 . . . D OR N PACKAGE
(TOP VIEW)**




**SN54F114 . . . FK PACKAGE
(TOP VIEW)**



NC—No internal connection

logic symbol†




†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, and N packages.

2
Data Sheets

SN54F114, SN74F114
DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS
WITH PRESET, COMMON CLEAR, AND COMMON CLOCK

ADVANCE
INFORMATION

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	-0.5 V to 7 V
Input voltage†	-1.2 V to 7 V
Input current	-30 mA to 5 mA
Voltage applied to any output in the high state	-0.5 V to V_{CC}
Current into any output in the low state	40 mA
Operating free-air temperature range: SN54F114	-55°C to 125°C
SN74F114	0°C to 70°C
Storage temperature range	-65°C to 150°C

†The input voltage ratings may be exceeded provided the input current ratings are observed.

recommended operating conditions

	SN54F114			SN74F114			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC} Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH} High-level input voltage	2			2			V
V_{IL} Low-level input voltage			0.8			0.8	V
I_{IK} Input clamp current			-18			-18	mA
I_{OH} High-level output current			-1			-1	mA
I_{OL} Low-level output current			20			20	mA
T_A Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54F114			SN74F114			UNIT
		MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	
V _{IK}	V _{CC} = 4.5 V, I _I = -18 mA			-1.2			-1.2	V
V _{OH} [†]	V _{CC} = 4.5 V, I _{OH} = -1 mA	2.5	3.4		2.5	3.4		V
V _{OL}	V _{CC} = 4.5 V, I _{OL} = 20 mA		0.3	0.5		0.3	0.5	V
I _I	V _{CC} = 5.5 V, V _I = 7 V			0.1			0.1	mA
I _{IH}	V _{CC} = 5.5 V, V _I = 2.7 V			20			20	μA
I _{IL}	J or K	V _{CC} = 5.5 V, V _I = 0.5 V			-0.6			-0.6
	PRE or CLR				-3			-3
	CLK				-2.4			-2.4
I _{OS} [§]	V _{CC} = 5.5 V, V _O = 0	-60		-150	-60		-150	mA
I _{CC}	V _{CC} = 5.5 V, See Note 1		12	19		12	19	mA

timing requirements

		V _{CC} = 5 V, T _A = 25°C		V _{CC} = 4.5 V to 5.5 V, T _A = MIN to MAX [†]				UNIT
		'F114		SN54F114		SN74F114		
		MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	0	100			0	90	MHz
t _{su}	Setup time before CLK↓	Data high	4			5		ns
		Data low	3			3.5		
t _h	Hold time after CLK↓	Data high or low	0			0		ns
t _w	Pulse duration	CLK high or low	4.5			5		ns
t _w	Pulse duration	PRE or CLR low	4.5			5		ns
t _{rec}	Recovery time	PRE or CLR to CLK	4			5		ns

switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R _L = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R _L = 500 Ω, T _A = MIN to MAX [†]				UNIT
			'F114			SN54F114		SN74F114		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f _{max}			100	125			90		MHz	
t _{PLH}	CLK	Q or \bar{Q}	2.2	4.6	6.5			2.2	7.5	ns
t _{PHL}			2.2	5.1	7.5			2.2	8.5	
t _{PLH}	PRE or CLR	Q or \bar{Q}	2.2	4.1	6.5			2.2	7.5	ns
t _{PHL}			2.2	4.1	6.5			2.2	7.5	

[†] For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

[‡] All typical values are at V_{CC} = 5 V, T_A = 25°C.

[§] Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.

[¶] For the SN74F114 at V_{CC} = 4.75 V and I_{OH} = -1 mA, V_{OH} min = 2.7 V.

NOTES: 1. I_{CC} is measured with all outputs open, the Q and \bar{Q} outputs alternately at high level and at the time of measurement, the clock is grounded.

2. See General Information for load circuits and waveforms.

**2
Data Sheets**

SN54F138, SN74F138 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS

D2932, MARCH 1987

- Designed Specifically for High-Speed Memory Decoders and Data Transmission Systems
- Incorporates 3 Enable Inputs to Simplify Cascading and/or Data Reception
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability


description

The SN54F138 and SN74F138 circuits are designed to be used in high-performance memory-decoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems this decoder can be used to minimize the effects of system decoding. When employed with high-speed memories utilizing a fast enable circuit, the delay times of this decoder and the enable time of the memory are usually less than the typical access time of the memory. This means that the effective system delay introduced is negligible.


The conditions at the binary select inputs and the three enable inputs select one of eight input lines. Two active-low and one active-high enable inputs reduce the need for external gates or inverters when expanding. A 24-line decoder can be implemented without external inverters and a 32-line decoder requires only one inverter. An enable input can be used as a data input for demultiplexing applications.

The SN54F138 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74F138 is characterized for operation 0°C to 70°C .

SN54F138 . . . J PACKAGE
SN74F138 . . . D OR N PACKAGE
(TOP VIEW)



SN54F138 . . . FK PACKAGE
(TOP VIEW)




NC—No internal connection

SN54F138, SN74F138
3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS

FUNCTION TABLE


ENABLE INPUTS			SELECT INPUTS			OUTPUTS							
G1	G2A	G2B	C	B	A	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7
X	H	X	X	X	X	H	H	H	H	H	H	H	H
X	X	H	X	X	X	H	H	H	H	H	H	H	H
L	X	X	X	X	X	H	H	H	H	H	H	H	H
H	L	L	L	L	L	L	H	H	H	H	H	H	H
H	L	L	L	L	H	H	L	H	H	H	H	H	H
H	L	L	L	H	L	H	H	L	H	H	H	H	H
H	L	L	L	H	H	H	H	L	H	H	H	H	H
H	L	L	H	L	L	H	H	H	H	L	H	H	H
H	L	L	H	H	L	H	H	H	H	H	L	H	H
H	L	L	H	H	H	H	H	H	H	H	L	H	H
H	L	L	H	H	H	H	H	H	H	H	H	L	H

logic symbols (alternatives)†



† These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



Pin numbers shown are for D, J, and N packages.

SN54F138, SN74F138

3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	-0.5 V to 7 V
Input voltage [†]	-1.2 V to 7 V
Input current	-30 mA to 5 mA
Voltage applied to any output in the high state	-0.5 V to V_{CC}
Current into any output in the low state	40 mA
Operating free-air temperature range: SN54F138	-65°C to 150°C
SN74F138	0°C to 70°C
Storage temperature range	-65°C to 150°C

[†]The input voltage ratings may be exceeded provided the input current ratings are observed.

recommended operating conditions

	SN54F138			SN74F138			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC} Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH} High-level input voltage	2			2			V
V_{IL} Low-level input voltage			0.8			0.8	V
I_{IK} Input clamp current			-18			-18	mA
I_{OH} High-level output current			-1			-1	mA
I_{OL} Low-level output current			20			20	mA
T_A Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54F138			SN74F138			UNIT
		MIN	TYP [§]	MAX	MIN	TYP [§]	MAX	
V_{IK}	$V_{CC} = 4.5\text{ V}$, $I_I = -18\text{ mA}$			-1.2			-1.2	V
$V_{OH}\#$	$V_{CC} = 4.5\text{ V}$, $I_{OH} = -1\text{ mA}$	2.5	3.4		2.5	3.4		V
V_{OL}	$V_{CC} = 4.5\text{ V}$, $I_{OL} = 20\text{ mA}$		0.3	0.5		0.3	0.5	V
I_I	$V_{CC} = 5.5\text{ V}$, $V_I = 7\text{ V}$			0.1			0.1	mA
I_{IH}	$V_{CC} = 5.5\text{ V}$, $V_I = 2.7\text{ V}$			20			20	μA
I_{IL}	$V_{CC} = 5.5\text{ V}$, $V_I = 0.5\text{ V}$			-0.6			-0.6	mA
$I_{OS}\dagger$	$V_{CC} = 5.5\text{ V}$, $V_O = 0$	-60		-150	-60		-150	mA
I_{CC}	$V_{CC} = 5.5\text{ V}$, See Note 1		13	20		13	20	mA

For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

[§] All typical values are at $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$.

[†] Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.

[#] For the SN74F138 at $V_{CC} = 4.75\text{ V}$ and $I_{OH} = -1\text{ mA}$, $V_{OH\text{ min}} = 2.7\text{ V}$.

NOTE 1: I_{CC} is measured with outputs enabled and open.

2

Data Sheets

SN54F138, SN74F138
3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS

switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5\text{ V,}$ $C_L = 50\text{ pF,}$ $R_L = 500\ \Omega,$ $T_A = 25^\circ\text{C}$			$V_{CC} = 4.5\text{ V to }5.5\text{ V,}$ $C_L = 50\text{ pF,}$ $R_L = 500\ \Omega,$ $T_A = \text{MIN to MAX}^\dagger$				UNIT
			'F138			SN54F138		SN74F138		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t_{PLH}	A, B, or C	Y	2.7	5.2	7.5	2.7	12	2.7	8.5	ns
t_{PHL}			3.2	5.7	8	3.2	9.5	3.2	9	
t_{PLH}	$\overline{G}2A$ or $\overline{G}2B$	Y	2.7	5	7	2.7	11	2.7	8	ns
t_{PHL}			2.2	4.9	7	2.2	8	2.2	7.5	
t_{PLH}	G1	Y	3.2	5.8	8	3.2	12.5	3.2	9	ns
t_{PHL}			2.7	5.2	7.5	2.7	8.5	2.7	8.5	

\dagger For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.
 NOTE 2: See General Information for load circuits and waveforms.

2

Data Sheets

D2932, MARCH 1987

- 8-Line to 1-Line Multiplexers can Perform as:

Boolean Function Generators
Parallel-to-Serial Converters
Data Source Selectors

- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality Reliability

description

These monolithic data selectors/multiplexers provide full binary decoding to select one of eight data sources. The strobe input (\bar{G}) must be at a low logic level to enable the inputs. A high level at the strobe terminal forces the W output high and the Y output low.

The SN54F151 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74F151 is characterized for operation from 0°C to 70°C .


FUNCTION TABLE

INPUTS				OUTPUTS	
SELECT			STROBE	Y	W
C	B	A	\bar{G}		
X	X	X	H	L	H
L	L	L	L	D0	$\bar{D0}$
L	L	H	L	D1	$\bar{D1}$
L	H	L	L	D2	$\bar{D2}$
L	H	H	L	D3	$\bar{D3}$
H	L	L	L	D4	$\bar{D4}$
H	L	H	L	D5	$\bar{D5}$
H	H	L	L	D6	$\bar{D6}$
H	H	H	L	D7	$\bar{D7}$

H = high level, L = low level,
X = irrelevant
D0, D1 . . . D7 = the level of the
D respective input


**SN54F151 . . . J PACKAGE
SN74F151 . . . D OR N PACKAGE**

(TOP VIEW)




SN54F151 . . . FK PACKAGE

(TOP VIEW)




NC—No internal connection

logic symbol†



† This symbol is in accordance with ANSI/IEEE Standard 91-1984 and IEC Publication 617-12.
Pin numbers shown are for D, J, and N packages.

logic diagram (positive logic)



2

Data Sheets

Pin numbers shown are for D, J, and N packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	-0.5 V to 7 V
Input voltage†	-1.2 V to 7 V
Input current	-30 mA to 5 mA
Voltage applied to any output in the high state	-0.5 V to V_{CC}
Current into any output in the low state	40 mA
Operating free-air temperature range: SN54F151	-65°C to 150°C
SN74F151	0°C to 70°C
Storage temperature range	-65°C to 150°C

† The input voltage ratings may be exceeded provided the input current ratings are observed.

recommended operating conditions

	SN54F151			SN74F151			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC} Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V _{IH} High-level input voltage	2			2			V
V _{IL} Low-level input voltage			0.8			0.8	V
I _{IK} Input clamp current			-18			-18	mA
I _{OH} High-level output current			-1			-1	mA
I _{OL} Low-level output current			20			20	mA
T _A Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54F151		SN74F151		UNIT
		MIN	TYP [‡] MAX	MIN	TYP [‡] MAX	
V _{IK}	V _{CC} = 4.5 V, I _I = -18 mA		-1.2		-1.2	V
V _{OH} [†]	V _{CC} = 4.5 V, I _{OH} = -1 mA	2.5	3.4	2.5	3.4	V
V _{OL}	V _{CC} = 4.5 V, I _{OL} = 20 mA		0.3 0.5		0.3 0.5	V
I _I	V _{CC} = 5.5 V, V _I = 7 V		0.1		0.1	mA
I _{IH}	V _{CC} = 5.5 V, V _I = 2.7 V		20		20	μA
I _{IL}	V _{CC} = 5.5 V, V _I = 0.5 V		-0.6		-0.6	mA
I _{OS} [§]	V _{CC} = 5.5 V, V _O = 0	-60	-150	-60	-150	mA
I _{CC}	V _{CC} = 5.5 V, V _I = 4.5 V		13.5 21		13.5 21	mA

switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R _L = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R _L = 500 Ω, T _A = MIN to MAX [†]				UNIT
			F151			SN54F151		SN74F151		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	A, B	W	3.7	6.6	10			3.7	11	
t _{PHL}	or C	W	2.7	4.6	6.5			2.2	7	
t _{PLH}	A, B	Y	3.7	7.6	13			3.7	14	
t _{PHL}	or C	Y	4.2	7.6	12			3.7	13	
t _{PLH}	\bar{G}	W	2.7	4.6	6.5			2.7	7	
t _{PHL}	\bar{G}	W	3.7	6.6	8.5			3.7	9	
t _{PLH}	\bar{G}	Y	4.2	7.6	10			3.7	12.5	
t _{PHL}	\bar{G}	Y	3.2	5.6	8			3.2	8.5	
t _{PLH}	D	W	2.2	4.1	6			2.2	7	
t _{PHL}	D	W	1	2.1	4			1	5	
t _{PLH}	D	Y	3.2	5.6	9.5			3.2	11	
t _{PHL}	D	Y	3.2	5.1	7			3.2	8	

[†]For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

[‡]All typical values are at V_{CC} = 5 V, T_A = 25°C.

[§]Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.

^{††}For the SN74F151 at V_{CC} = 4.75 V and I_{OH} = -1 mA, V_{OH} min = 2.7 V.

NOTE 1: See General Information for load circuits and waveforms.

2

Data Sheets

SN54F153, SN74F153 DUAL 1-OF-4 DATA SELECTORS/MULTIPLEXERS

D2932, MARCH 1987

- Permits Multiplexing from N Lines to 1 Line
- Performs Parallel-to-Serial Conversion
- Strobe (Enable) Line Provided for Cascading (N lines to n lines)
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

description

Each of these data selectors/multiplexers contains inverters and drivers to supply full binary decoding data selection to the AND-OR gates. Separate strobe inputs (\bar{G}) are provided for each of the two four-line sections.


The SN54F153 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74F153 is characterized for operation from 0°C to 70°C .

FUNCTION TABLE


SELECT INPUTS		DATA INPUTS				STROBE	OUTPUT
B	A	C0	C1	C2	C3	\bar{G}	Y
X	X	X	X	X	X	H	L
L	L	L	X	X	X	L	L
L	L	H	X	X	X	L	H
L	H	X	L	X	X	L	L
L	H	X	H	X	X	L	H
H	L	X	X	L	X	L	L
H	L	X	X	H	X	L	H
H	H	X	X	X	L	L	L
H	H	X	X	X	H	L	H

Select inputs A and B are common to both sections.

SN54F153 . . . J PACKAGE
SN74F153 . . . D OR N PACKAGE
(TOP VIEW)




SN54F153 . . . FK PACKAGE
(TOP VIEW)



NC—No internal connection


logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, and N packages.

SN54F153, SN74F153
DUAL 1-OF-4 DATA SELECTORS/MULTIPLEXERS

logic diagram (positive logic)



Pin numbers shown are for D, J, and N packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	-0.5 V to 7 V
Input voltage [†]	-1.2 V to 7 V
Input current	-30 mA to 5 mA
Voltage applied to any output in the high state	-0.5 V to V_{CC}
Current into any output in the low state	40 mA
Operating free-air temperature range: SN54F153	-65°C to 150°C
SN74F153	0°C to 70°C
Storage temperature range	-65°C to 150°C

[†]The input voltage ratings may be exceeded provided the input current ratings are observed.

SN54F153, SN74F153 DUAL 1-OF-4 DATA SELECTORS/MULTIPLEXERS

recommended operating conditions

	SN54F153			SN74F153			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC} Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V _{IH} High-level input voltage	2			2			V
V _{IL} Low-level input voltage			0.8			0.8	V
I _{IK} Input clamp current			-18			-18	mA
I _{OH} High-level output current			-1			-1	mA
I _{OL} Low-level output current			20			20	mA
T _A Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54F153			SN74F153			UNIT
		MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	
V _{IK}	V _{CC} = 4.5 V, I _I = -18 mA			-1.2			-1.2	V
V _{OH} [†]	V _{CC} = 4.5 V, I _{OH} = -1 mA	2.5	3.4		2.5	3.4		V
V _{OL}	V _{CC} = 4.5 V, I _{OL} = 20 mA		0.3	0.5		0.3	0.5	V
I _I	V _{CC} = 5.5 V, V _I = 7 V			0.1			0.1	mA
I _{IH}	V _{CC} = 5.5 V, V _I = 2.7 V			20			20	μA
I _{IL}	V _{CC} = 5.5 V, V _I = 0.5 V			-0.6			-0.6	mA
I _{OS} [§]	V _{CC} = 5.5 V, V _O = 0	-60		-150	-60		-150	mA
I _{CC}	V _{CC} = 5.5 V, V _I = 0		12	20		12	20	mA

switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R _L = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R _L = 500 Ω, T _A = MIN to MAX [†]				UNIT
			74F153			SN54F153		SN74F153		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	A or B	Y	3.7	7.7	10.5	3.7	14	3.7	12	ns
t _{PHL}			2.7	6.6	9	2.7	11	2.7	10.5	
t _{PLH}	\bar{C}	Y	3.7	6.7	9	3.7	11.5	3.7	10.5	ns
t _{PHL}			2.2	5.3	7	1.7	9	1.7	8	
t _{PLH}	C	Y	2.2	4.9	7	1.7	9	2.2	8	ns
t _{PHL}			2.2	4.7	6.5	1.7	8	1.7	7.5	

[†] For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

[‡] All typical values are at V_{CC} = 5 V, T_A = 25°C.

[§] Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.

[¶] For the SN74F153 at V_{CC} = 4.75 V and I_{OH} = -1 mA, V_{OH} min = 2.7 V.

NOTE 1: See General Information for load circuits and waveforms.

2

Data Sheets

2

Data Sheets

- Buffered Inputs and Outputs
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

description


The 'F157A is a quadruple 2-input multiplexer/data selector featuring a common strobe input (\bar{G}). When the strobe is high, all outputs are low. When the strobe is low, a 4-bit word is selected from one of two sources and is routed to the four outputs. The 'F157A presents true data.

The SN54F157A is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74F157A is characterized for operation from 0°C to 70°C .


FUNCTION TABLE

STROBE \bar{G}	INPUTS SELECT		DATA		OUTPUT Y
	\bar{A}/\bar{B}		A	B	
H	X	X	X	X	L
L	L	L	L	X	L
L	L	L	H	X	H
L	H	X	X	L	L
L	H	X	X	H	H

**SN54F157A...J PACKAGE
SN74F157A...D OR N PACKAGE
(TOP VIEW)**




**SN54F157A...FK PACKAGE
(TOP VIEW)**




NC—No internal connection

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for D, J, and N packages.

logic diagram (positive logic)



Pin numbers shown are for D, J, and N packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	-0.5 V to 7 V
Input voltage†	-1.2 V to 7 V
Input current	-30 mA to 5 mA
Voltage applied to any output in the high state	-0.5 V to V_{CC}
Current into any output in the low state	40 mA
Operating free-air temperature range: SN54F157A	-55°C to 125°C
SN74F157A	0°C to 70°C
Storage temperature range	-65°C to 150°C

†The input voltage ratings may be exceeded provided the input current ratings are observed.

recommended operating conditions

	SN54F157A			SN74F157A			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC} Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH} High-level input voltage	2			2			V
V_{IL} Low-level input voltage	0.8			0.8			V
I_{IK} Input clamp current	-18			-18			mA
I_{OH} High-level output current	-1			-1			mA
I_{OL} Low-level output current	20			20			mA
T_A Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54F157A			SN74F157A			UNIT
		MIN	TYP ²	MAX	MIN	TYP ²	MAX	
V _{IK}	V _{CC} = 4.5 V, I _I = -18 mA			-1.2			-1.2	V
V _{OH} ¹	V _{CC} = 4.5 V, I _{OH} = -1 mA	2.5	3.4		2.5	3.4		V
V _{OL}	V _{CC} = 4.5 V, I _{OL} = 20 mA		0.3	0.5		0.3	0.5	V
I _I	V _{CC} = 5.5 V, V _I = 7 V			0.1			0.1	mA
I _{IH}	V _{CC} = 5.5 V, V _I = 2.7 V			20			20	μA
I _{IL}	V _{CC} = 5.5 V, V _I = 0.5 V			-0.6			-0.6	mA
I _{OS} ⁵	V _{CC} = 5.5 V, V _O = 0	-60		-150	-60		-150	mA
I _{CC}	V _{CC} = 5.5 V, V _I = 4.5 V		15	23		15.5	23	mA

switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R _L = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R _L = 500 Ω, T _A = MIN to MAX [†]				UNIT
			F157A			SN54F157A		SN74F157A		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	A/B	Y	3.2	6.6	10	3.2	12	3.2	11	ns
t _{PHL}			2.2	4.6	7	2.2	9	2.2	8	
t _{PLH}	C	Y	4.2	6.6	9.5	4.2	13	4.2	11	ns
t _{PHL}			1.7	4.1	6.5	1.7	7.5	1.7	7	
t _{PLH}	A or B	Y	1.7	4.1	6	1.7	7.5	1.7	6.5	ns
t _{PHL}			1.7	3.6	5.5	1	7.5	1.2	7	

[†]For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

²All typical values are at V_{CC} = 5 V, T_A = 25°C.

³Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.

⁴For the SN74F157A at V_{CC} = 4.75 V and I_{OH} = -1 mA, V_{OH} min = 2.7 V.

NOTE 1: See General Information for load circuits and waveforms.

2
Data Sheets

2

Data Sheets

- Buffered Inputs and Outputs
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

description


The SN54F158A and SN74F158A are quadruple 2-input multiplexer/data selectors each featuring a direct strobe input (\bar{G}). When the strobe is high, all outputs are high. When the strobe is low, a 4-bit word is selected from one of two sources and is routed to the four outputs. The data presented is inverted.

The SN54F158A is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74F158A is characterized for operation from 0°C to 70°C .


FUNCTION TABLE

STROBE \bar{G}	INPUTS		OUTPUT Y	
	SELECT \bar{A}/\bar{B}	DATA		
		A		B
H	X	X X	H	
L	L	L X	H	
L	L	H X	L	
L	H	X L	H	
L	H	X H	L	

**SN54F158A...J PACKAGE
SN74F158A...D OR N PACKAGE
(TOP VIEW)**




**SN54F158A...FK PACKAGE
(TOP VIEW)**




NC—No internal connection

logic symbol†



†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, and N packages.

logic diagram (positive logic)



Pin numbers shown are for D, J, and N packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	-0.5 V to 7 V
Input voltage [†]	-1.2 V to 7 V
Input current	-30 mA to 5 mA
Voltage applied to any output in the high state	-0.5 V to V_{CC}
Current into any output in the low state	40 mA
Operating free-air temperature range: SN54F158A	-55°C to 125°C
SN74F158A	0°C to 70°C
Storage temperature range	-65°C to 150°C

[†]The input voltage ratings may be exceeded provided the input current ratings are observed.

recommended operating conditions

	SN54F158A			SN74F158A			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC} Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH} High-level input voltage	2			2			V
V_{IL} Low-level input voltage			0.8			0.8	V
I_{IK} Input clamp current			-18			-18	mA
I_{OH} High-level output current			-1			-1	mA
I_{OL} Low-level output current			20			20	mA
T_A Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54F158A			SN74F158A			UNIT
		MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	
V _{IK}	V _{CC} = 4.5 V, I _I = -18 mA			-1.2			-1.2	V
V _{OH} †	V _{CC} = 4.5 V, I _{OH} = -1 mA	2.5	3.4		2.5	3.4		V
V _{OL}	V _{CC} = 4.5 V, I _{OL} = 20 mA		0.3	0.5		0.3	0.5	V
I _I	V _{CC} = 5.5 V, V _I = 7 V			0.1			0.1	mA
I _{IH}	V _{CC} = 5.5 V, V _I = 2.7 V			20			20	μA
I _{IL}	V _{CC} = 5.5 V, V _I = 0.5 V			-0.6			-0.6	mA
I _{OS} §	V _{CC} = 5.5 V, V _O = 0	-60		-150	-60		-150	mA
I _{CC}	V _{CC} = 5.5 V, V _I = 4.5 V		10	15		10	15	mA

switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R _L = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R _L = 500 Ω, T _A = MIN to MAX [†]				UNIT
			F158A			SN54F158A		SN74F158A		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	A, B	Y	2.2	5.1	8.5	2.2	10.5	2.2	9.5	ns
t _{PHL}			1.7	4.1	6.5	1.7	8	1.7	7	
t _{PLH}			1.7	4.1	6	1.7	8	1.7	7	
t _{PHL}	G	Y	1.2	3.6	6	1.2	7	1.2	6.5	ns
t _{PHL}			1.7	3.6	5.9	1.7	8.5	1.7	7	
t _{PLH}	A or B	Y	1	2.1	4	1	5	1	4.5	ns
t _{PLH}			1	2.1	4	1	5	1	4.5	

[†]For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

[‡]All typical values are at V_{CC} = 5 V, T_A = 25°C.

[§]Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.

[¶]For the SN74F158A at V_{CC} = 4.75 V and I_{OH} = -1 mA, V_{OH} min = 2.7 V.


NOTE 1: See General Information for load circuits and waveforms.

2

Data Sheets

- Internal Look-Ahead for Fast Counting
- Carry Output for n-Bit Cascading
- Fully Synchronous Operation for Counting
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

SN54F160A, SN54F162A . . . J PACKAGE
SN74F160A, SN74F162A . . . D OR N PACKAGE
(TOP VIEW)



description

These synchronous, presettable decade counters feature an internal carry look-ahead for application in high-speed counting designs. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the count-enable inputs and internal gating. This mode of operation eliminates the output counting spikes that are normally associated with asynchronous (ripple clock) counters; however, counting spikes may occur on the ripple carry output (RCO). A buffered clock input triggers the four flip-flops on the rising (positive-going) edge of the clock input waveform.

The counters are fully programmable; that is, they may be preset to any number between 0 and 9. As presetting is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the setup data after the next clock pulse regardless of the levels of the enable inputs.


If one of these decade counters is preset to a number between 10 and 15 or assumes such an invalid state when power is applied, it will progress to the normal sequence within two counts as shown in the State Diagram.

The clear function for the 'F160A is asynchronous and a low level at the clear input sets all four of the flip-flop outputs low regardless of the levels of the clock, load, or enable inputs.

The clear function for the 'F162A is synchronous and a low level at the clear input sets all four of the flip-flop outputs low after the next low-to-high transition of the clock regardless of the levels of the enable inputs. This synchronous clear allows the count length to be modified easily by decoding the Q outputs for the maximum count desired. The active-low output of the gate used for decoding is connected to the clear input to synchronously clear the counter to 0000 (LLLL).

The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. Instrumental in accomplishing this function are two count-enable inputs and a ripple carry output. Both count-enable inputs (ENP and ENT) must be high to count, and ENT is fed forward to enable the ripple carry output (RCO). RCO thus enabled will produce a high-level pulse while the count is 9 (HLLH). This high-level overflow ripple carry pulse can be used to enable successive cascaded stages. Transitions at the ENP or ENT are allowed regardless of the level of the clock input.

SN54F160A, SN54F162A . . . FK PACKAGE
(TOP VIEW)



NC—No internal connection

SN54F160A, SN54F162A, SN74F160A, SN74F162A SYNCHRONOUS 4-BIT DECADE COUNTERS


**ADVANCE
INFORMATION**

description (continued)



These counters feature a fully independent clock circuit. Changes at control inputs (ENP, ENT, or $\overline{\text{LOAD}}$) that will modify the operating mode have no effect on the contents of the counter until clocking occurs. The function of the counter (whether enabled, disabled, loading, or counting) will be dictated solely by the conditions meeting the setup and hold times.

The SN54F160A and SN54F162A are characterized for operation over the full military temperature range of -55°C to 125°C . The SN74F160A and SN74F162A are characterized for operation from 0°C to 70°C .

state diagram




logic symbols†



†These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, and N packages.

'F160A logic diagram (positive logic)




2
Data Sheets

SN54F162A, SN74F162A
 SYNCHRONOUS 4-BIT DECADE COUNTERS

ADVANCE
 INFORMATION


F162A logic diagram (positive logic)




2

Data Sheets


logic symbol, each flip-flop (positive logic)



logic diagram, each flip-flop in 'F160A (positive logic)




logic diagram, each flip-flop in 'F162A (positive logic)



typical clear, preset, count, and inhibit sequences

Illustrated below is the following sequence:

1. Clear outputs to zero ('F160A is asynchronous; 'F162A is synchronous)
2. Preset to BCD seven
3. Count to eight, nine, zero, one, two, and three
4. Inhibit



2 Data Sheets

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	-0.5 V to 7 V
Input voltage†	-1.2 V to 7 V
Input current	-30 mA to 5 mA
Voltage applied to any output in the high state	-0.5 V to V_{CC}
Current into any output in the low state	40 mA
Operating free-air temperature range: SN54F160A, SN54F162A	-65°C to 150°C
SN74F160A, SN74F162A	0°C to 70°C
Storage temperature range	-65°C to 150°C

†The input voltage ratings may be exceeded provided the input current ratings are observed.

recommended operating conditions

		SN54F160A SN54F162A			SN74F160A SN74F162A			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH}	High-level input voltage	2			2			V
V_{IL}	Low-level input voltage			0.8			0.8	V
I_{IK}	Input clamp current			-18			-18	mA
I_{OH}	High-level output current			-1			-1	mA
I_{OL}	Low-level output current			20			20	mA
T_A	Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN54F160A SN54F162A			SN74F160A SN74F162A			UNIT
				MIN	TYP‡	MAX	MIN	TYP‡	MAX	
V_{IK}		$V_{CC} = 4.5\text{ V}$,	$I_I = -18\text{ mA}$			-1.2			-1.2	V
V_{OH}^{\S}		$V_{CC} = 4.5\text{ V}$,	$I_{OH} = -1\text{ mA}$	2.5	3.4		2.5	3.4		V
V_{OL}		$V_{CC} = 4.5\text{ V}$,	$I_{OL} = 20\text{ mA}$		0.3	0.5		0.3	0.5	V
I_I		$V_{CC} = 5.5\text{ V}$,	$V_I = 7\text{ V}$			0.1			0.1	mA
I_{IH}		$V_{CC} = 5.5\text{ V}$,	$V_I = 2.7\text{ V}$			20			20	μA
I_{IL}	ENP, CLK, A, B, C, D	$V_{CC} = 5.5\text{ V}$,	$V_I = 0.5\text{ V}$			-0.6			-0.6	mA
	ENT, $\overline{\text{LOAD}}$					-1.2			-1.2	
	CLR ('F160A)					-0.6			-0.6	
	CLR ('F162A)					-1.2			-1.2	
I_{OS}^{\ddagger}		$V_{CC} = 5.5\text{ V}$,	$V_O = 0$	-60		-150	-60		-150	mA
I_{CC}		$V_{CC} = 5.5\text{ V}$		37	55		37	55		mA

‡ All typical values are at $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$.

§ For SN74F160A and SN74F162A at $V_{CC} = 4.75\text{ V}$ and $I_{OH} = -1\text{ mA}$, $V_{OH\text{ min}} = 2.7\text{ V}$.

† Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.

2
Data Sheets

timing requirements

		V _{CC} = 5 V, T _A = 25°C		V _{CC} = 4.5 V to 5.5 V, T _A = MIN to MAX†				UNIT
		'F160A, 'F162A		SN54F160A SN54F162A		SN74F160A SN74F162A		
		MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	0	100			0	90	MHz
t _{su}	Setup time, data (A, B, C, D) high or low before CLK↑	5				5		ns
t _{hold}	Hold time, data (A, B, C, D) high or low after CLK↑	2				2		ns
t _{su}	Setup time, $\overline{\text{LOAD}}$ and (for 'F162A) $\overline{\text{CLR}}$ before CLK↑	High	11			11.5		ns
		Low	8.5			9.5		
t _{hold}	Hold time, $\overline{\text{LOAD}}$ and (for 'F162A) $\overline{\text{CLR}}$ after CLK↑	High	2			2		ns
		Low	0			0		
t _{su}	Setup time, ENP and ENT before CLK↑	High	11			11.5		ns
		Low	5			5		
t _{hold}	Hold time, ENP and ENT high or low after CLK↑	0				0		ns
t _w	Pulse duration, CLK high or low (loading)	5				5		ns
t _w	Pulse duration, CLK (counting)	High	4			4		ns
		Low	6			7		
t _w	Pulse duration, $\overline{\text{CLR}}$ low ('F160A)	5				5		ns
t _{su}	Inactive-state setup time, $\overline{\text{CLR}}$ high before CLK↑ ('F160A)‡	6				6		ns

switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R _L = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R _L = 500 Ω, T _A = MIN to MAX†				UNIT
			'F160A, 'F162A			SN54F160A SN54F162A		SN74F160A SN74F162A		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f _{max}			100	120			90		MHz	
t _{PLH}	CLK ($\overline{\text{LOAD}}$ high)	Any Q	2.7	5.1	7.5			2.7	8.5	ns
t _{PHL}			2.7	7.1	10			2.7	11	
t _{PLH}	CLK ($\overline{\text{LOAD}}$ low)	Any Q	3.2	5.6	8.5			3.2	9.5	ns
t _{PHL}			3.2	5.6	8.5			3.2	9.5	
t _{PLH}	CLK	RCO	4.2	9.6	14			4.2	15	ns
t _{PHL}			4.2	9.6	14			4.2	15	
t _{PLH}	ENT	RCO	1.7	4.1	7.5			1.7	8.5	ns
t _{PHL}			1.7	4.1	7.5			1.7	8.5	
t _{PHL}	$\overline{\text{CLR}}$ ('F160A)	Any Q	4.7	8.6	12			4.7	13	ns
t _{PHL}	$\overline{\text{CLR}}$ ('F160A)	RCO	3.7	7.6	10.5			3.7	11.5	ns

† For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

‡ Inactive-state setup time is also referred to as "recovery time".

NOTE 1: See General Information for load circuits and waveforms.

2

Data Sheets

- Internal Look-Ahead for Fast Counting
- Carry Output for n-Bit Cascading
- Fully Synchronous Operation for Counting
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

description

These synchronous, presettable 4-bit binary counters feature an internal carry look-ahead for application in high-speed counting designs. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the count-enable inputs and internal gating. This mode of operation eliminates the output counting spikes that are normally associated with asynchronous (ripple clock) counters; however, counting spikes may occur on the ripple carry output (RCO). A buffered clock input triggers the four flip-flops on the rising (positive-going) edge of the clock input waveform.


The counters are fully programmable; that is, they may be preset to any number between 0 and 15. As presetting is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the setup data after the next clock pulse regardless of the levels of the enable inputs.

The clear function for the 'F161A is asynchronous and a low level at the clear input sets all four of the flip-flop outputs low regardless of the levels of the clock, load, or enable inputs.


The clear function for the 'F163A is synchronous and a low level at the clear input sets all four of the flip-flop outputs low after the next low-to-high transition of the clock regardless of the levels of the enable inputs. This synchronous clear allows the count length to be modified easily by decoding the Q outputs for the maximum count desired. The active-low output of the gate used for decoding is connected to the clear input to synchronously clear the counter to 0000 (LLLL).

The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. Instrumental in accomplishing this function are two count-enable inputs and a ripple carry output. Both count-enable inputs (ENP and ENT) must be high to count, and ENT is fed forward to enable the ripple carry output (RCO). RCO thus enabled will produce a high-level pulse while the count is 15 (HHHH). This high-level overflow ripple carry pulse can be used to enable successive cascaded stages. Transitions at the ENP or ENT are allowed regardless of the level of the clock input.

SN54F161A, SN54F163A . . . J PACKAGE
SN74F161A, SN74F163A . . . D OR N PACKAGE
(TOP VIEW)



SN54F161A, SN54F163A . . . FK PACKAGE
(TOP VIEW)



NC—No internal connection

SN54F161A, SN54F163A, SN74F161A, SN74F163A SYNCHRONOUS 4-BIT BINARY COUNTERS


**ADVANCE
INFORMATION**

description (continued)



These counters feature a fully independent clock circuit. Changes at control inputs (ENP, ENT, or $\overline{\text{LOAD}}$) that will modify the operating mode have no effect on the contents of the counter until clocking occurs. The function of the counter (whether enabled, disabled, loading, or counting) will be dictated solely by the conditions meeting the setup and hold times.

The SN54F161A and SN54F163A are characterized for operation over the full military temperature range of -55°C to 125°C . The SN74F161A and SN74F163A are characterized for operation from 0°C to 70°C .

state diagram




logic symbols†



†These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, and N packages.


'F161A logic diagram (positive logic)



SN54F163A, SN74F163A
 SYNCHRONOUS 4-BIT BINARY COUNTERS


ADVANCE
 INFORMATION

'F163A logic diagram (positive logic)




2
 Data Sheets


logic symbol, each flip-flop (positive logic)



logic diagram, each flip-flop in 'F161A (positive logic)



logic diagram, each flip-flop in 'F163A (positive logic)




2
Data Sheets

typical clear, preset, count, and inhibit sequences

Illustrated below is the following sequence:

1. Clear outputs to zero ('F161A is asynchronous; 'F163A is synchronous)
2. Preset to binary twelve
3. Count to thirteen, fourteen, fifteen, zero, one and two
4. Inhibit



2 Data Sheets

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	-0.5 V to 7 V
Input voltage†	-1.2 V to 7 V
Input current	-30 mA to 5 mA
Voltage applied to any output in the high state	-0.5 V to V_{CC}
Current into any output in the low state	40 mA
Operating free-air temperature range: SN54F161A, SN54F163A	-65°C to 150°C
SN74F161A, SN74F163A	0°C to 70°C
Storage temperature range	-65°C to 150°C

†The input voltage ratings may be exceeded provided the input current ratings are observed.

recommended operating conditions

		SN54F161A SN54F163A			SN74F161A SN74F163A			UNIT	
		MIN	NOM	MAX	MIN	NOM	MAX		
V_{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V	
V_{IH}	High-level input voltage	2			2			V	
V_{IL}	Low-level input voltage	0.8			0.8			V	
I_{IK}	Input clamp current	-18			-18			mA	
I_{OH}	High-level output current	-1			-1			mA	
I_{OL}	Low-level output current	20			20			mA	
T_A	Operating free-air temperature	-55			0			70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54F161A SN54F163A			SN74F161A SN74F163A			UNIT
		MIN	TYP‡	MAX	MIN	TYP‡	MAX	
V_{IK}	$V_{CC} = 4.5 V, I_I = -18 mA$	-1.2			-1.2			V
$V_{OH}^§$	$V_{CC} = 4.5 V, I_{OH} = -1 mA$	2.5	3.4		2.5	3.4		V
V_{OL}	$V_{CC} = 4.5 V, I_{OL} = 20 mA$	0.3			0.3			V
I_I	$V_{CC} = 5.5 V, V_I = 7 V$	0.1			0.1			mA
I_{IH}	$V_{CC} = 5.5 V, V_I = 2.7 V$	20			20			µA
I_{IL}	ENP, CLK, A, B, C, D	-0.6			-0.6			mA
	ENT, LOAD	-1.2			-1.2			
	CLR ('F161A)	-0.6			-0.6			
	CLR ('F163A)	-1.2			-1.2			
$I_{OS}^¶$	$V_{CC} = 5.5 V, V_O = 0$	-60	-150		-60	-150	mA	
I_{CC}	$V_{CC} = 5.5 V$	37		55	37		55	mA

‡ All typical values are at $V_{CC} = 5 V, T_A = 25°C$.

§ For SN74F161A and SN74F163A at $V_{CC} = 4.75 V$ and $I_{OH} = -1 mA, V_{OH} min = 2.7 V$.

¶ Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.

timing requirements

		$V_{CC} = 5 V,$ $T_A = 25^\circ C$		$V_{CC} = 4.5 V \text{ to } 5.5 V,$ $T_A = \text{MIN to MAX}^\dagger$				UNIT
		'F161A, 'F163A		SN54F161A SN54F163A		SN74F161A SN74F163A		
		MIN	MAX	MIN	MAX	MIN	MAX	
f_{clock}	Clock frequency	0	100	0	75	0	90	MHz
t_{su}	Setup time, data (A, B, C, D) high or low before CLK \uparrow	5		5.5		5		ns
t_{hold}	Hold time, data (A, B, C, D) high or low after CLK \uparrow	2		2.5		2		ns
t_{su}	Setup time, \overline{LOAD} and (for 'F163A) \overline{CLR} before CLK \uparrow	High	11		13.5		11.5	ns
		Low	8.5		10.5		9.5	
t_{hold}	Hold time, \overline{LOAD} and (for 'F163A) \overline{CLR} after CLK \uparrow	High	2		2		2	ns
		Low	0		0		0	
t_{su}	Setup time, ENP and ENT before CLK \uparrow	High	11		13		11.5	ns
		Low	5		6		5	
t_{hold}	Hold time, ENP and ENT high or low after CLK \uparrow	0		0		0		ns
t_w	Pulse duration, CLK high or low (loading)	5		5		5		ns
t_w	Pulse duration, CLK (counting)	High	4		5		4	ns
		Low	6		8		7	
t_w	Pulse duration, \overline{CLR} low ('F161A)	5		5		5		ns
t_{su}	Inactive-state setup time, \overline{CLR} high before CLK \uparrow ('F161A) ‡	6		6		6		ns

switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5 V,$ $C_L = 50 \text{ pF},$ $R_L = 500 \Omega,$ $T_A = 25^\circ C$			$V_{CC} = 4.5 V \text{ to } 5.5 V,$ $C_L = 50 \text{ pF},$ $R_L = 500 \Omega,$ $T_A = \text{MIN to MAX}^\dagger$				UNIT
			'F161A, 'F163A			SN54F161A SN54F163A		SN74F161A SN74F163A		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f_{max}			100	120		75		90		MHz
t_{PLH}	CLK (\overline{LOAD} high)	Any Q	2.7	5.1	7.5	2.7	9	2.7	8.5	ns
t_{PHL}			2.7	7.1	10	2.7	11.5	2.7	11	
t_{PLH}	CLK (\overline{LOAD} low)	Any Q	3.2	5.6	8.5	3.2	10	3.2	9.5	ns
t_{PHL}			3.2	5.6	8.5	3.2	10	3.2	9.5	
t_{PLH}	CLK	RCO	4.2	9.6	14	4.2	16.5	4.2	15	ns
t_{PHL}			4.2	9.6	14	4.2	15	4.2	15	
t_{PLH}	ENT	RCO	1.7	4.1	7.5	1.7	9	1.7	8.5	ns
t_{PHL}			1.7	4.1	7.5	1.7	9	1.7	8.5	
t_{PHL}	\overline{CLR} ('F161A)	Any Q	4.7	8.6	12	4.7	14	4.7	13	ns
t_{PHL}	\overline{CLR} ('F161A)	RCO	3.7	7.6	10.5	3.7	12.5	3.7	11.5	ns

† For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

‡ Inactive-state setup time is also referred to as "recovery time".

NOTE 1: See General Information for load circuits and waveforms.

2
Data Sheets

- Fully Synchronous Operation for Counting and Programming
- Internal Look-Ahead for Fast Counting
- Carry Output for n-Bit Cascading
- Fully Independent Clock Circuit
- Package Options Include Plastic Small Outline DIPs and Ceramic Chip Carriers in Addition to the Standard 300-mil Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description

These synchronous presettable counters feature an internal carry look-ahead for cascading in high-speed counting applications. The 'F168 is a decade counter and the 'F169 is a 4-bit binary counter. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the count-enable inputs and internal gating. This mode of operation helps eliminate the output counting spikes that are normally associated with asynchronous (ripple clock) counters. A buffered clock input triggers the four flip-flops on the rising (positive-going) edge of the clock waveform.


These counters are fully programmable; that is, they may be preset to any number between 0 and their maximum count. The load input circuitry allows loading with the carry-enable output of cascaded counters. As loading is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the data inputs after the next clock pulse.

The carry look-ahead circuitry provides for cascading counters for n-bit synchronous application without additional gating. Instrumental in accomplishing this function are two count-enable inputs and a carry output. Both count enable inputs (ENP and ENT) must be low to count. The direction of the count is determined by the level of the U/D input. When U/D is high, the counter counts up; when low, it counts down. Input ENT is fed forward to enable the carry output. The ripple carry output (RCO) thus enabled will produce a low-level pulse while the count is zero (all inputs low) counting down or maximum (9 or 15) counting up. This low-level overflow carry pulse can be used to enable successive cascaded stages. Transitions at ENP or ENT are allowed regardless of the level of the clock input. All inputs are diode-clamped to minimize transmission-line effects, thereby simplifying system design.

These counters feature a fully independent clock circuit. Changes at control inputs (ENP, ENT, LOAD, U/D) that will modify the operating mode have no effect on the contents of the counter until clocking occurs. The function of the counter (whether enabled, disabled, loading, or counting) will be dictated solely by the conditions meeting the stable setup and hold times.


The SN54F168 and SN54F169 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74F168 and SN74F169 are characterized for operation from 0°C to 70°C.

SN54F168, SN54F169 . . . J PACKAGE
SN74F168, SN74F169 . . . D OR N PACKAGE



SN54F168, SN54F169 . . . FK PACKAGE

(TOP VIEW)





NC—No internal connection

SN54F168, SN54F169, SN74F168, SN74F169
SYNCHRONOUS 4-BIT UP/DOWN DECADE AND BINARY COUNTERS


**ADVANCE
 INFORMATION**

logic symbols†




† These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
 Pin numbers shown are for D, J, and N packages.

'F168 logic diagram (positive logic)



Logic diagrams for the four flip-flops are shown separately.
Pin numbers shown are for D, J, and N packages.


'F169 logic diagram (positive logic)



Logic diagrams for the four flip-flops are shown separately.
 Pin numbers shown are for D, J, and N packages.


2
 Data Sheets

logic symbol, each flip-flop in 'F168 and 'F169 (positive logic)



logic diagram, each flip-flop in 'F168 and 'F169 (positive logic)

(TOGGLE ENABLE)



FUNCTION TABLE, EACH FLIP-FLOP


COUNTER INPUTS		FLIP-FLOP INPUTS				OUTPUTS	
LOAD	CLK	LOAD	TE	CLK	DATA	Q	\bar{Q}
L	↑	H	L	↓	H	H	L
L	↑	H	L	↓	L	L	H
H	↑	L	H	↓	X	\bar{Q}_0	Q_0
H	↑	L	L	↓	X	Q_0	\bar{Q}_0

2
Data Sheets

'F168 typical load, count, and inhibit sequences

Illustrated below is the following sequence:


1. Load (preset) to BCD seven
2. Count up to eight, nine (maximum), zero, one, and two
3. Inhibit
4. Count down to one, zero (minimum), nine, eight, and seven



'F169 typical load, count, and inhibit sequences

Illustrated below is the following sequence:

1. Load (preset) to binary thirteen
2. Count up to fourteen, fifteen (maximum), zero, one, and two
3. Inhibit
4. Count down to one, zero (minimum), fifteen, fourteen, and thirteen



SN54F168, SN54F169, SN74F168, SN74F169
SYNCHRONOUS 4-BIT UP/DOWN DECADE AND BINARY COUNTERS

ADVANCE
INFORMATION

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	-0.5 V to 7 V
Input voltage [†]	-1.2 V to 7 V
Input current	-30 mA to 5 mA
Voltage applied to any output in the high state	-0.5 V to V_{CC}
Current into any output in the low state	40 mA
Operating free-air temperature range: SN54F168, SN54F169	-65°C to 150°C
SN74F168, SN74F169	0°C to 70°C
Storage temperature range	-65°C to 150°C

[†] The input voltage ratings may be exceeded provided the input current ratings are observed.

recommended operating conditions

		SN54F'			SN74F'			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC}	Supply voltage	4.5	5	5.5	5			V
V_{IH}	High-level input voltage	2			2			V
V_{IL}	Low-level input voltage	0.8			0.8			V
I_{IK}	Input clamp current	-18			-18			mA
I_{OH}	High-level output current	-1			-1			mA
I_{OL}	Low-level output current	20			20			mA
T_A	Operating free-air temperature	-55	125		0	70		°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54F'			SN74F'			UNIT
		MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	
V_{IK}	$V_{CC} = 4.5 V, I_I = -18 mA$	-1.2			-1.2			V
V_{OH}^{\S}	$V_{CC} = 4.5 V, I_{OH} = -1 mA$	2.5	3.4		2.5	3.4		V
V_{OL}	$V_{CC} = 4.5 V, I_{OL} = 20 mA$	0.3			0.3			V
I_I	$V_{CC} = 5.5 V, V_I = 7 V$	0.1			0.1			mA
I_{IH}	$V_{CC} = 5.5 V, V_I = 2.7 V$	20			20			μA
I_{IL}	ENT	-1.2			-1.2			mA
	All others	-0.6			-0.6			
I_{OS}^{\P}	$V_{CC} = 5.5 V, V_O = 0$	-60			-150			mA
I_{CC}	$V_{CC} = 5.5 V$ See Note 1	38			52			mA

[‡]All typical values are at $V_{CC} = 5 V, T_A = 25^\circ C$.

^{\S}For the SN74F168 and SN74F169 at $V_{CC} = 4.75 V$ and $I_{OH} = -1 mA, V_{OH} min = 2.7 V$.

^{\P}Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.

NOTE 1: I_{CC} is measured after applying a momentary 4.5 V, then ground, to the clock input with B and ENT inputs high and all other inputs low.

timing requirements

		V _{CC} = 5 V, T _A = 25°C		V _{CC} = MIN to MAX†, T _A = MIN to MAX†				UNIT
		'F168, 'F169		SN54F'		SN74F'		
		MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	0	100			0	90	MHz
t _{su}	Setup time, data (A, B, C, D) high or low before CLK↑	4				4.5		ns
t _{hold}	Hold time, data (A, B, C, D) high or low after CLK↑	3				3.5		ns
t _{su}	Setup time, ENP and ENT high or low before CLK↑	5				6		ns
t _{hold}	Hold time, ENP and ENT high or low after CLK↑	0				0		ns
t _{su}	Setup time, LOAD high or low before CLK↑	8				9		ns
t _{hold}	Hold time, LOAD high or low after CLK↑	0				0		ns
t _{su}	Setup time, U/D before CLK↑	'F168, high				12.5		ns
		'F168, low				18		
		'F169, high				12.5		
		'F169, low				8		
t _{hold}	Hold time, U/D high or low after CLK↑	0				0		ns
t _w	Pulse duration, CLK high or low	5				5.5		ns

switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R _L = 500 Ω, T _A = 25°C			V _{CC} = MIN to MAX†, C _L = 50 pF, R _L = 500 Ω, T _A = MIN to MAX†						UNIT
			'F168, 'F169			SN54F'			SN74F'			
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
f _{max}			100	115					90			MHz
t _{PLH}	CLK	Q	2.2	6.1	8.5				2.2		9.5	ns
t _{PHL}			3.2	8.6	11.5				3.2		13	
t _{PLH}	CLK	RCO	4.7	11.6	15.5				4.7		17	ns
t _{PHL}			3.2	8.1	11				3.2		12.5	
t _{PLH}	ENT	RCO	1.7	4.1	6				1.7		7	ns
t _{PHL}			1.7	5.6	8				1.7		9	
t _{PLH}	U/D ('F168)	RCO	2.7	8.1	11				2.7		12.5	ns
t _{PHL}			3.2	12.1	16				3.2		17.5	
t _{PLH}	U/D ('F169)	RCO	2.7	8.1	11				2.7		12.5	ns
t _{PHL}			3.2	7.6	10.5				3.2		12	

†For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

NOTE 2: See General Information for load circuits and waveforms.

2

Data Sheets

2

Data Sheets

D2932, MARCH 1987

- Contains Six Flip-Flops with Single-Rail Outputs
- Buffered Clock and Direct Clear Inputs
- Applications Include:
Buffer/Storage Registers
Shift Registers
Pattern Generators
- Fully-Buffered Outputs for Maximum Isolation from External Disturbances
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

description


These monolithic, positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic with a direct clear input. Information at the D inputs meeting the setup time requirements is transferred to outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the high or low level, the D input signal has no effect at the output.

The SN54F174 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74F174 is characterized for operation from 0°C to 70°C.


FUNCTION TABLE
(each flip-flop)

INPUTS			OUTPUTS	
CLR	CLK	D	Q	Q ₀
L	X	X	L	
H	↑	H	H	
H	↑	L	L	
H	L	L		Q ₀

SN54F174 . . . J PACKAGE
SN74F174 . . . D OR N PACKAGE
(TOP VIEW)




SN54F174 . . . FK PACKAGE
(TOP VIEW)




NC—No internal connection

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, and N packages.

logic diagram (positive logic)



Pin numbers shown are for D, J, and N packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	-0.5 V to 7 V
Input voltage [†]	-1.2 V to 7 V
Input current	-30 mA to 5 mA
Voltage applied to any output in the high state	-0.5 V to V_{CC}
Current into any output in the low state	40 mA
Operating free-air temperature range: SN54F174	-65°C to 150°C
SN74F174	0°C to 70°C
Storage temperature range	-65°C to 150°C

[†]The input voltage ratings may be exceeded provided the input current ratings are observed.

2
Data Sheets

recommended operating conditions

	SN54F174			SN74F174			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC} Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V _{IH} High-level input voltage	2			2			V
V _{IL} Low-level input voltage			0.8			0.8	V
I _{IK} Input clamp current			-18			-18	mA
I _{OH} High-level output current			-1			-1	mA
I _{OL} Low-level output current			20			20	mA
T _A Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54F174			SN74F174			UNIT
		MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	
V _{IK}	V _{CC} = 4.5 V, I _I = -18 mA			-1.2			-1.2	V
V _{OH} [#]	V _{CC} = 4.5 V, I _{OH} = -1 mA	2.5	3.4		2.5	3.4		V
V _{OL}	V _{CC} = 4.5 V, I _{OL} = 20 mA		0.3	0.5		0.3	0.5	V
I _I	V _{CC} = 5.5 V, V _I = 7 V			0.1			0.1	mA
I _{IH}	V _{CC} = 5.5 V, V _I = 2.7 V			20			20	μA
I _{IL}	V _{CC} = 5.5 V, V _I = 0.5 V			-0.6			-0.6	mA
I _{OS} [§]	V _{CC} = 5.5 V, V _O = 0	-60		-150	-60		-150	mA
I _{CC}	V _{CC} = 5.5 V, See Note 1		30	45		30	45	mA

timing requirements

		V _{CC} = 5 V, T _A = 25°C		V _{CC} = 4.5 V to 5.5 V, T _A = MIN to MAX [†]				UNIT
		'F174		SN54F174		SN74F174		
		MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	0	100			0	80	MHz
t _{su}	Setup time data high or low before CLK [†]	4				4		ns
t _h	Hold time data high or low after CLK [†]	0				0		ns
t _w	Pulse duration	CLK high	4			4		
		CLK low	6			6		ns
		CLR low	5			5		
t _{su}	Inactive-state setup time, CLR high before CLK ^{††}	5				5		ns

[†] For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

[‡] All typical values are at V_{CC} = 5 V, T_A = 25°C.

[§] Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.

^{††} Inactive-state setup time is also referred to as "recovery time".

[#] For the SN74F174 at V_{CC} = 4.75 V and I_{OH} = -1 mA, V_{OH} min = 2.7 V.

NOTE 1: With all outputs open and 4.5 V applied to all data and enable inputs, I_{CC} is measured after a momentary ground, then 4.5 V, is applied to CLK.

2
Data Sheets

SN54F174, SN74F174
HEX D-TYPE FLIP-FLOPS WITH CLEAR

ADVANCE
INFORMATION

switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R _L = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R _L = 500 Ω, T _A = MIN to MAX†			UNIT	
			'F174			SN54F174		SN74F174		
			MIN	TYP	MAX	MIN	MAX	MIN		MAX
f _{max}			100	140			80		MHz	
t _{PLH}	CLK	Q	2.7	5.1	8			2.7	9	ns
t _{PHL}			3.7	6.6	10			3.7	11	ns
t _{PHL}	CLR	Q	4.2	9.6	14			4.2	15	ns

† For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.
 NOTE 2: See General Information for load circuits and waveforms.

2

Data Sheets

- Contains Four Flip-Flops with Double-Rail Outputs
- Buffered Clock and Direct Clear Inputs
- Applications Include:
Buffer/Storage Registers
Shift Registers
Pattern Generators
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

description


These monolithic, positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic with a direct clear input. Information at the D inputs meeting the setup time requirements is transferred to outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the high or low level, the D input signal has no effect at the output.

The SN54F175 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74F175 is characterized for operation from 0°C to 70°C.


FUNCTION TABLE
(each flip-flop)

INPUTS			OUTPUTS	
CLR	CLK	D	Q	\bar{Q}
L	X	X	L	H
H	↑	H	H	L
H	↑	L	L	H
H	L	L	Q_0	\bar{Q}_0

SN54F175 . . . J PACKAGE
SN74F175 . . . D OR N PACKAGE
(TOP VIEW)




SN54F175 . . . FK PACKAGE
(TOP VIEW)



NC—No internal connection


logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, and N packages.

logic diagram (positive logic)



Pin numbers shown are for D, J, and N packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	-0.5 V to 7 V
Input voltage [†]	-1.2 V to 7 V
Input current	-30 mA to 5 mA
Voltage applied to any output in the high state	-0.5 V to V_{CC}
Current into any output in the low state	40 mA
Operating free-air temperature range: SN54F175	-65°C to 150°C
SN74F175	0°C to 70°C
Storage temperature range	-65°C to 150°C

[†]The input voltage ratings may be exceeded provided the input current ratings are observed.

recommended operating conditions

	SN54F175			SN74F175			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC} Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH} High-level input voltage	2			2			V
V_{IL} Low-level input voltage			0.8			0.8	V
I_{IK} Input clamp current			-18			-18	mA
I_{OH} High-level output current			-1			-1	mA
I_{OL} Low-level output current			20			20	mA
T_A Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54F175			SN74F175			UNIT
		MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	
V _{IK}	V _{CC} = 4.5 V, I _I = -18 mA			-1.2			-1.2	V
V _{OH#}	V _{CC} = 4.5 V, I _{OH} = -1 mA	2.5	3.4		2.5	3.4		V
V _{OL}	V _{CC} = 4.5 V, I _{OL} = 20 mA		0.3	0.5		0.3	0.5	V
I _I	V _{CC} = 5.5 V, V _I = 7 V			0.1			0.1	mA
I _{IH}	V _{CC} = 5.5 V, V _I = 2.7 V			20			20	μA
I _{IL}	V _{CC} = 5.5 V, V _I = 0.5 V			-0.6			-0.6	mA
I _{OS} [§]	V _{CC} = 5.5 V, V _O = 0	-60		-150	-60		-150	mA
I _{CC}	V _{CC} = 5.5 V, See Note 1		22.5	34		22.5	34	mA

timing requirements

		V _{CC} = 5 V, T _A = 25°C		V _{CC} = 4.5 V to 5.5 V, T _A = MIN to MAX [†]				UNIT	
		'F175		SN54F175		SN74F175			
		MIN	MAX	MIN	MAX	MIN	MAX		
f _{clock}	Clock frequency	0	100	0	100	0	100	MHz	
t _{su}	Setup time data high or low before CLK [†]	3		3		3		ns	
t _h	Hold time data high or low after CLK [†]	1		1		1		ns	
t _w	Pulse duration	CLK high	4		4		4		
		CLK low	5		5		5		ns
		CLR low	5		5		5		
t _{su}	Inactive-state setup time CLR high before CLK [†]	5		5		5		ns	

switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R _L = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R _L = 500 Ω, T _A = MIN to MAX [†]			UNIT	
			'F175			SN54F175		SN74F175		
			MIN	TYP	MAX	MIN	MAX	MIN		MAX
f _{max}			100	140	6.5	100		100	MHz	
t _{PLH}	CLK	Q or Q [̄]	3.2	4.6	6.5	2.7	8.5	3.2	7.5	ns
t _{PHL}			3.2	6.1	8.5	3.2	10.5	3.2	9.5	
t _{PHL}	CLR	Q	3.7	8.6	11.5	3.7	15	3.7	13	ns
t _{PLH}	CLR	Q [̄]	3.2	6.1	8.5	3.2	10	3.2	9	ns

[†]For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

[‡]All typical values are at V_{CC} = 5 V, T_A = 25°C.

[§]Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.

[¶]Inactive-state setup time is also referred to as "recovery time".

[#]For the SN74F175 at V_{CC} = 4.75 V and I_{OH} = -1 mA, V_{OH} min = 2.7 V.

NOTES: 1. I_{CC} is measured with all outputs open with 4.5 V applied to all data inputs, after a momentary ground followed by 4.5 V applied to CLK.

2. See General Information for load circuits and waveforms.

**2
Data Sheets**

2

Data Sheets

SN54F240, SN54F241 SN74F240, SN74F241

OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

D2932, MARCH 1987

- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability


description

These octal buffers and line drivers are designed specifically to improve both the performance and density of three-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. The designer has a choice of selected combinations of inverting and noninverting outputs, symmetrical \overline{G} (active-low output control) inputs, and complementary G and \overline{G} inputs.

The SN54F240 and SN54F241 are characterized for operation over the full military temperature range of -55°C to 125°C . The SN74F240 and SN74F241 are characterized for operation from 0°C to 70°C .


SN54F240, SN54F241 . . . J PACKAGE
SN74F240, SN74F241 . . . DW OR N PACKAGE

(TOP VIEW)



SN54F240, SN54F241 . . . FK PACKAGE

(TOP VIEW)



* $\overline{2G}$ for 'F240 or 2G for 'F241

FUNCTION TABLES

'F240

OUTPUT CONTROL	DATA INPUT	OUTPUT
\overline{G}	A	Y
H	X	Z
L	L	H

'F241



OUTPUT CONTROL	DATA INPUT	OUTPUT
$\overline{1G}$	1A	1Y
H	X	Z
L	L	L
L	H	H

'F241

OUTPUT CONTROL	DATA INPUT	OUTPUT
2G	2A	2Y
L	X	Z
H	L	L
H	H	H

**SN54F240, SN54F241
SN74F240, SN74F241
OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS**

logic symbols†





†These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

2

Data Sheets

logic diagrams (positive logic)



SN54F240, SN54F241
SN74F240, SN74F241

OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	-0.5 V to 7 V
Input voltage†	-1.2 V to 7 V
Input current	-30 mA to 5 mA
Voltage applied to any output in the disabled or power-off state	-0.5 V to 5.5 V
Voltage applied to any output in the high state	-0.5 V to V_{CC}
Current into any output in the low state: SN54F240, SN54F241	96 mA
SN74F240, SN74F241	128 mA
Operating free-air temperature range: SN54F240, SN54F241	-55°C to 125°C
SN74F240, SN74F241	0°C to 70°C
Storage temperature range	-65°C to 150°C

†The input voltage ratings may be exceeded provided the input current ratings are observed.

recommended operating conditions

		SN54F240 SN54F241			SN74F240 SN74F241			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH}	High-level input voltage	2			2			V
V_{IL}	Low-level input voltage			0.8			0.8	V
I_{IK}	Input clamp current			-18			-18	mA
I_{OH}	High-level output current			-12			-15	mA
I_{OL}	Low-level output current			48			64	mA
T_A	Operating free-air temperature	-55		125	0		70	°C

2
Data Sheets

SN54F240, SN74F240

OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54F240		SN74F240		UNIT
			MIN	TYP [‡] MAX	MIN	TYP [‡] MAX	
V_{IK}	$V_{CC} = 4.5V, I_I = -18mA$		-1.2		-1.2		V
V_{OH}^{\dagger}	$V_{CC} = 4.5V$	$I_{OH} = -3mA$	2.4	3.3	2.4	3.3	V
		$I_{OH} = -12mA$	2	3.2			
		$I_{OH} = -15mA$			2	3.1	
V_{OL}	$V_{CC} = 4.5V$	$I_{OL} = 48mA$	0.38	0.55			V
		$I_{OL} = 64mA$			0.42	0.55	
I_{OZH}	$V_{CC} = 5.5V,$	$V_O = 2.7V$	50		50		μA
I_{OZL}	$V_{CC} = 5.5V,$	$V_O = 0.5V$	-50		-50		μA
I_I	$V_{CC} = 5.5V,$	$V_I = 7V$	0.1		0.1		mA
I_{IH}	$V_{CC} = 5.5V,$	$V_I = 2.7V$	20		20		μA
I_{IL}	$V_{CC} = 5.5V,$	$V_I = 0.5V$	-1		-1		mA
I_{OS}^{\S}	$V_{CC} = 5.5V,$	$V_O = 0$	-100	-225	-100	-225	mA
I_{CC}	$V_{CC} = 5.5V$	Outputs high	19	29	19	29	mA
		Outputs low	50	75	50	75	
		Outputs disabled	42	63	42	63	

switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5V,$ $C_L = 50pF,$ $R_1 = 500\Omega,$ $R_2 = 500\Omega,$ $T_A = 25^\circ C$			$V_{CC} = 4.5V \text{ to } 5.5V,$ $C_L = 50pF,$ $R_1 = 500\Omega,$ $R_2 = 500\Omega,$ $T_A = \text{MIN to MAX}^{\dagger}$				UNIT
			'F240			SN54F240		SN74F240		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t_{PLH}	Data	Y	2.2	4.7	7	2.2	9	2.2	8	ns
t_{PHL}	(Any A)		1.2	3.1	4.7	1.2	6	1.2	5.7	
t_{PZH}	\bar{G}	Y	1.2	3.1	5.3	1.2	6.7	1.2	6.1	ns
t_{PZL}			3.2	6.5	9	3.2	10.5	3.2	10	
t_{PHZ}	\bar{G}	Y	1.2	3.6	5.3	1.2	6.5	1.2	6.3	ns
t_{PLZ}			1.2	5.6	8	1.2	12.5	1.2	9.5	

[†]For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

[‡]All typical values are at $V_{CC} = 5V, T_A = 25^\circ C$.

[§]Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.

^{††}For the SN74F240 at $V_{CC} = 4.75V$ and $I_{OH} = -3mA, V_{OH} \text{ min} = 2.7V$.

NOTE 1: See General Information for load circuits and waveforms.

2

Data Sheets

SN54F241, SN74F241 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54F241			SN74F241			UNIT	
		MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX		
V _{IK}	V _{CC} = 4.5 V, I _I = -18 mA			-1.2			-1.2	V	
V _{OH} [†]	V _{CC} = 4.5 V	I _{OH} = -3 mA	2.4	3.3		2.4	3.3	V	
		I _{OH} = -12 mA	2	3.2					
		I _{OH} = -15 mA				2	3.1		
V _{OL}	V _{CC} = 4.5 V	I _{OL} = 48 mA		0.38	0.55			V	
		I _{OL} = 64 mA				0.42	0.55		
I _{OZH}	V _{CC} = 5.5 V, V _O = 2.7 V			50			50	μA	
I _{OZL}	V _{CC} = 5.5 V, V _O = 0.5 V			-50			-50	μA	
I _I	V _{CC} = 5.5 V, V _I = 7 V			0.1			0.1	mA	
I _{IH}	V _{CC} = 5.5 V, V _I = 2.7 V			20			20	μA	
I _{IL}	G or \bar{G} input	V _{CC} = 5.5 V, V _I = 0.5 V			-1			-1	mA
	Any A input				-1.6			-1.6	
I _{OS} [§]	V _{CC} = 5.5 V, V _O = 0			-100	-225		-100	-225	mA
I _{CC}	V _{CC} = 5.5 V	Outputs high		40	60		40	60	mA
		Outputs low		60	90		60	90	
		Outputs disabled		60	90		60	90	

switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = MIN to MAX [†]				UNIT
			F241			SN54F241		SN74F241		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	Data	Y	1.7	3.6	5.2	1.2	6.5	1.7	6.2	ns
t _{PHL}	(Any A)	Y	1.7	3.6	5.2	1.2	7	1.7	6.5	
t _{PZH}	1 \bar{G} or 2G	Y	1.2	3.9	5.7	1.2	7	1.2	6.7	ns
t _{PZL}			1.2	5	7	1.2	8.5	1.2	8	
t _{PHZ}	1 \bar{G} or 2G	Y	1.2	4.1	6	1.2	7	1.2	7	ns
t _{PLZ}			1.2	4.1	6	1.2	7.5	1.2	7	

[†]For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

[‡]All typical values are at V_{CC} = 5 V, T_A = 25°C.

[§]Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.

[¶]For the SN74F241 at V_{CC} = 4.75 V and I_{OH} = -3 mA, V_{OH} min = 2.7 V.

NOTE 1: See General Information for load circuits and waveforms.

2


Data Sheets

SN54F242, SN54F243, SN74F242, SN74F243 QUADRUPLE BUS TRANSCEIVERS WITH 3-STATE OUTPUTS


D2932, MARCH 1987

- 2-Way Asynchronous Communication Between Data Buses
- Local Bus-Latch Capability
- Choice of True or Inverting Logic
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

SN54F242, SN54F243 . . . J PACKAGE
SN74F242, SN74F243 . . . D OR N PACKAGE
(TOP VIEW)



SN54F242, SN54F243 . . . FK PACKAGE
(TOP VIEW)



NC—No internal connection

description

These quadruple bus transceivers are designed for asynchronous two-way communications between data buses. The control function implementation allows for maximum flexibility in timing.

Each device allows data transmission from the A bus to the B bus or from the B bus to the A bus, depending upon the logic levels at the enable inputs GBA and $\overline{\text{GAB}}$. The enable inputs can be used to disable the device so that the buses are effectively isolated.

The dual-enable configuration gives the quadruple bus transceivers the capability to store data by simultaneous activation of GBA and $\overline{\text{GAB}}$. Each output sustains its input in this transceiver configuration. Thus, when both control inputs are activated and all other data sources to the two sets of bus lines are at high impedance, both sets of bus lines (eight in all) will remain at their states. The 4-bit codes appearing on the two sets of buses will be identical for the 'F243, or complementary for the 'F242.



The SN54F242 and SN54F243 are characterized for operation over the full military temperature range of -55°C to 125°C . The SN74F242 and SN74F243 are characterized for operation from 0°C to 70°C .

FUNCTION TABLE

ENABLE INPUTS		'F242	'F243
$\overline{\text{GAB}}$	GBA		
L	L	$\overline{\text{A}}$ to B	A to B
H	H	$\overline{\text{B}}$ to A	B to A
H	L	Isolation	Isolation
L	H	Latch A and B (A = $\overline{\text{B}}$)	Latch A and B (A = B)



SN54F242, SN54F243, SN74F242, SN74F243 QUADRUPLE BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

logic symbols†



†These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagrams (positive logic)



Pin numbers shown are for D, J, and N packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	-0.5 V to 7 V
Input voltage†	-1.2 V to 7 V
Input current	-30 mA to 5 mA
Voltage applied to any output in the disabled or power-off state	-0.5 to 5.5 V
Voltage applied to any output in the high state	-0.5 V to V_{CC}
Current into any output in the low state: SN54F242, SN54F243	96 mA
SN74F242, SN74F243	128 mA
Operating free-air temperature range: SN54F242, SN54F243	-55°C to 150°C
SN74F242, SN74F243	0°C to 70°C
Storage temperature range	-65°C to 150°C

†The input voltage ratings may be exceeded provided the input current ratings are observed.

2

Data Sheets

SN54F242, SN74F242

QUADRUPLE BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

recommended operating conditions

		SN54F242			SN74F242			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V _{IH}	High-level input voltage	2			2			V
V _{IL}	Low-level input voltage			0.8			0.8	V
I _{IK}	Input clamp current			-18			-18	mA
I _{OH}	High-level output current			-12			-15	mA
I _{OL}	Low-level output current			48			64	mA
T _A	Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54F242			SN74F242			UNIT	
		MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX		
V _{IK}	V _{CC} = 4.5 V, I _I = -18 mA			-1.2			-1.2	V	
V _{OH} #	V _{CC} = 4.5 V, I _{OH} = -3 mA	2.4	3.3		2.4	3.3		V	
	V _{CC} = 4.5 V, I _{OH} = -12 mA	2	3.2						
	V _{CC} = 4.5 V, I _{OH} = -15 mA				2	3.1			
V _{OL}	V _{CC} = 4.5 V, I _{OL} = 48 mA		0.38	0.55				V	
	V _{CC} = 4.5 V, I _{OL} = 64 mA				0.42	0.55			
I _I	A or B port			1			1	mA	
	Control inputs			0.1			0.1	mA	
I _{IH}	A or B port [§]			70			70	μA	
	Control inputs			20			20		
I _{II} §	V _{CC} = 5.5 V, V _I = 0.5 V			-1			-1	mA	
I _{OS} †	V _{CC} = 5.5 V, V _O = 0	-100		-225	-100		-225	mA	
I _{CC}	V _{CC} = 5.5 V, See Note 1	Outputs high		30	46		30	46	mA
		Outputs low		46	69		46	69	
		Outputs disabled		42	63		42	63	

switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = MIN to MAX [†]			UNIT	
			F242			SN54F242		SN74F242		
			MIN	TYP	MAX	MIN	MAX	MIN		MAX
t _{PLH}	A or B	B or A	2.2	4.1	6.5			2.2	7.5	ns
t _{PHL}			1	2.6	4.5			1	4.5	
t _{PZL}	Enable	A or B	2.7	5.6	7.5			2.7	8.5	ns
t _{PHZ}			2.7	6.1	9			2.7	10.5	
t _{PHZ}	Disable	A or B	1.8	6.6	9			1.8	9.5	ns
t _{PLZ}			2.7	5.6	9.5			2.7	11	

[†]For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

[‡]All typical values are at V_{CC} = 5 V, T_A = 25°C.

[§]For I/O ports, the parameters I_{IH} and I_{II} include the off-state output current.

[¶]Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.

^{††}For the SN74F242 at V_{CC} = 4.75 V and I_{OH} = -3 mA, V_{OH} min = 2.7 V.

NOTES: 1. I_{CC} is measured either with all transceivers enabled in only one direction or all transceivers disabled.

2. See General Information for load circuits and waveforms.

2

Data Sheets

SN54F243, SN74F243 QUADRUPLE BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

recommended operating conditions

	SN54F243			SN74F243			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC} Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V _{IH} High-level input voltage	2			2			V
V _{IL} Low-level input voltage			0.8			0.8	V
I _{IK} Input clamp current			-18			-18	mA
I _{OH} High-level output current			-12			-15	mA
I _{OL} Low-level output current			48			64	mA
T _A Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54F243			SN74F243			UNIT	
		MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX		
V _{IK}	V _{CC} = 4.5 V, I _I = -18 mA			-1.2			-1.2	V	
V _{OH} [#]	V _{CC} = 4.5 V, I _{OH} = -3 mA	2.4	3.3		2.4	3.3		V	
	V _{CC} = 4.5 V, I _{OH} = -12 mA	2	3.2						
	V _{CC} = 4.5 V, I _{OH} = -15 mA				2	3.1			
V _{OL}	V _{CC} = 4.5 V, I _{OL} = 48 mA		0.38	0.55				V	
	V _{CC} = 4.5 V, I _{OL} = 64 mA				0.42	0.55			
I _I	A or B port V _{CC} = 5.5 V, V _I = 5.5 V			1			1	mA	
	Control inputs V _{CC} = 5.5 V, V _I = 7 V			0.1			0.1	mA	
I _{IH}	A or B port [§] V _{CC} = 5.5 V, V _I = 2.7 V			70			70	μA	
	Control inputs V _{CC} = 5.5 V, V _I = 2.7 V			20			20		
I _{IL} [§]	V _{CC} = 5.5 V, V _I = 0.5 V			-1.6			-1.6	mA	
I _{OS} [†]	V _{CC} = 5.5 V, V _O = 0	-100		-225	-100		-225	mA	
I _{CC}	V _{CC} = 5.5 V, See Note 1	Outputs high		64	80		64	80	mA
		Outputs low		64	90		64	90	
		Outputs disabled		71	90		71	90	

switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = MIN to MAX [†]				UNIT
			'F243			SN54F243		SN74F243		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	A or B	B or A	1.7	3.6	5.2	1.2	6.5	1.2	6.2	ns
t _{PHL}			1.7	3.6	5.2	1.2	8.5	1.2	6.5	ns
t _{PZH}			Enable	A or B	1.2	3.9	5.7	1.2	8	1.2
t _{PZL}	1.2	5.4			7.5	1.2	10.5	1.2	8.5	ns
t _{PHZ}	Disable	A or B	1.2	4.1	6	1	7.5	1	7	ns
t _{PLZ}			1.2	4.1	6	1.2	8.5	1.2	7	ns

[†] For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

[‡] All typical values are at V_{CC} = 5 V, T_A = 25°C.

[§] For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

[¶] Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.

[#] For the SN74F243 at V_{CC} = 4.75 V and I_{OH} = -3 mA, V_{OH} min = 2.7 V.

NOTES: 1. I_{CC} is measured either with all transceivers enabled in only one direction or all transceivers disabled.

2. See General Information for load circuits and waveforms.

2

Data Sheets

SN54F244, SN74F244 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

D2932, MARCH 1987


- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

description

These octal buffers and line drivers are designed specifically to improve both the performance and density of three-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. Taken together with the 'F240 and 'F241, these devices provide the choice of selected combinations of inverting and noninverting outputs, symmetrical \overline{G} (active-low output control inputs, and complementary G and \overline{G} inputs.


The SN54F244 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74F244 is characterized for operation from 0°C to 70°C .

logic diagram (positive logic)




SN54F244 . . . J PACKAGE
SN74F244 . . . DW OR N PACKAGE

(TOP VIEW)




SN54F244 . . . FK PACKAGE

(TOP VIEW)



Data Sheets



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

SN54F244, SN74F244

OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

FUNCTION TABLE

OUTPUT CONTROL	DATA INPUT	OUTPUT
1G, 2G	A	Y
H	X	Z
L	L	L
L	H	H

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	-0.5 V to 7 V
Input voltage†	-1.2 V to 7 V
Input current	-30 mA to 5 mA
Voltage applied to any output in the disabled or power-off state	-0.5 V to 5.5 V
Voltage applied to any output in the high state	-0.5 V to V_{CC}
Current into any output in the low state: SN54F244	96 mA
SN74F244	128 mA
Operating free-air temperature range: SN54F244	-55°C to 125°C
SN74F244	0°C to 70°C
Storage temperature range	-65°C to 150°C

†The input voltage ratings may be exceeded provided the input current ratings are observed.

recommended operating conditions

	SN54F244			SN74F244			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC} Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH} High-level input voltage	2			2			V
V_{IL} Low-level input voltage			0.8			0.8	V
I_{IK} Input clamp current			-18			-18	mA
I_{OH} High-level output current			-12			-15	mA
I_{OL} Low-level output current			48			64	mA
T_A Operating free-air temperature	-55		125	0		70	°C

2

Data Sheets

SN54F244, SN74F244 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54F244			SN74F244			UNIT	
		MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX		
V_{IK}	$V_{CC} = 4.5\text{ V}$, $I_I = -18\text{ mA}$	-1.2			-1.2			V	
V_{OH}^{\dagger}	$V_{CC} = 4.5\text{ V}$, $I_{OH} = -3\text{ mA}$	2.4	3.3		2.4	3.3		V	
	$V_{CC} = 4.5\text{ V}$, $I_{OH} = -12\text{ mA}$	2	3.2						
V_{OL}	$V_{CC} = 4.5\text{ V}$, $I_{OH} = -15\text{ mA}$				2	3.1		V	
	$V_{CC} = 4.5\text{ V}$, $I_{OL} = 48\text{ mA}$	0.38	0.55						
	$V_{CC} = 4.5\text{ V}$, $I_{OL} = 64\text{ mA}$				0.42	0.55			
I_I	$V_{CC} = 5.5\text{ V}$, $V_I = 7\text{ V}$			0.1			0.1	mA	
I_{OZH}	$V_{CC} = 5.5\text{ V}$, $V_O = 2.7\text{ V}$			50			50	μA	
I_{OZL}	$V_{CC} = 5.5\text{ V}$, $V_O = 0.5\text{ V}$			-50			-50	μA	
I_{IH}	$V_{CC} = 5.5\text{ V}$, $V_I = 2.7\text{ V}$			20			20	μA	
I_{IL}	Any \bar{G} input Any A input	$V_{CC} = 5.5\text{ V}$, $V_I = 0.5\text{ V}$			-1			-1	mA
					-1.6			-1.6	
I_{OS}^{\S}	$V_{CC} = 5.5\text{ V}$, $V_O = 0$	-100		-225	-100		-225	mA	
I_{CC}	$V_{CC} = 5.5\text{ V}$, Outputs open	Outputs high	40	60	40	60		mA	
		Outputs low	60	90	60	90			
		Outputs disabled	60	90	60	90			

switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5\text{ V}$, $C_L = 50\text{ pF}$, $R_1 = 500\ \Omega$, $R_2 = 500\ \Omega$, $T_A = 25^\circ\text{C}$			$V_{CC} = 4.5\text{ V to } 5.5\text{ V}$, $C_L = 50\text{ pF}$, $R_1 = 500\ \Omega$, $R_2 = 500\ \Omega$, $T_A = \text{MIN to MAX}^{\dagger}$				UNIT
			'F244			SN54F244		SN74F244		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t_{PLH}	A	Y	1.7	3.6	5.2	1.2	6.5	1.7	6.2	ns
t_{PHL}			1.7	3.6	5.2	1.2	7	1.7	6.5	
t_{PZH}	$1\bar{G}$ or $2\bar{G}$	Y	1.2	3.9	5.7	1.2	7	1.2	6.7	ns
t_{PZL}			1.2	5	7	1.2	8.5	1.2	8	
t_{PHZ}	$1\bar{G}$ or $2\bar{G}$	Y	1.2	4.1	6	1.2	7	1.2	7	ns
t_{PLZ}			1.2	4.1	6	1.2	7.5	1.2	7	

[†] For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

[‡] All typical values are at $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$.

[§] Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

[¶] For the SN74F244 at $V_{CC} = 4.75\text{ V}$ and $I_{OH} = -3\text{ mA}$, $V_{OH\text{ min}} = 2.7\text{ V}$.

NOTE 1: See General Information for load circuits and waveforms.

2
Data Sheets

2

Data Sheets

SN54F245, SN74F245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

D2932, MARCH 1987

- 3-State Outputs Drive Bus Lines Directly
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability


description

The SN54F245 and SN74F245 are octal bus transceivers designed for synchronous two-way communication between data buses. The control function implementation minimizes external timing requirements.

The devices allow data transmission from the A bus to the B bus or from the B bus to the A bus depending upon the logic level at the direction control (DIR) input. The enable input (\bar{G}) can be used to disable the device so that the buses are effectively isolated.


The SN54F245 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74F245 is characterized for operation from 0°C to 70°C .

logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SN54F245 . . . J PACKAGE
SN74F245 . . . DW OR N PACKAGE
(TOP VIEW)



SN54F245 . . . FK PACKAGE
(TOP VIEW)



FUNCTION TABLE


ENABLE \bar{G}	DIRECTION CONTROL	OPERATION
	DIR	
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation

2

Data Sheets

SN54F245, SN74F245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

logic diagram (positive logic)



2

Data Sheets

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC	-0.5 V to 7 V
Input voltage (excluding I/O ports) [†]	-1.2 V to 7 V
Input current	-30 mA to 5 mA
Voltage applied to any output in the disabled or power-off state	-0.5 V to 5.5 V
Voltage applied to any output in the high state	-0.5 V to VCC
Current into any output in the low state: SN54F245 (A1 thru A8)	40 mA
SN54F245 (B1 thru B8)	96 mA
SN74F245 (A1 thru A8)	48 mA
SN74F245 (B1 thru B8)	128 mA
Operating free-air temperature range: SN54F245	-55°C to 125°C
SN74F245	0°C to 70°C
Storage temperature range	-65°C to 150°C

[†]The input voltage ratings may be exceeded provided the input current ratings are observed.

SN54F245, SN74F245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

recommended operating conditions

		SN54F245			SN74F245			UNIT	
		MIN	NOM	MAX	MIN	NOM	MAX		
V _{CC}	Supply voltage	4.5	5	5.5	4.75	5	5.25	V	
V _{IH}	High-level input voltage	2			2			V	
V _{IL}	Low-level input voltage	0.8			0.8			V	
I _{IK}	Input clamp current	-18			-18			mA	
I _{OH}	High-level output current	A1 thru A8		-3		-3		mA	
		B1 thru B8		-12		-15			
I _{OL}	Low-level output current	A1 thru A8		20		24		mA	
		B1 thru B8		48		64			
T _A	Operating free-air temperature	-55			0			70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS†		SN54F245			SN74F245			UNIT
				MIN	TYP‡	MAX	MIN	TYP‡	MAX	
V _{IK}		V _{CC} = MIN,	I _I = -18 mA	-1.2			-1.2			V
V _{OH}	A1 thru A8	V _{CC} = MIN	I _{OH} = -1 mA	2.5	3.4		2.7	3.4	V	
			I _{OH} = -3 mA	2.4	3.3		2.7	3.3		
	B1 thru B8		I _{OH} = -3 mA	2.4	3.3		2.7	3.3		
			I _{OH} = -12 mA	2	3.2					
			I _{OH} = -15 mA				2	3.1		
V _{OL}	A1 thru A8	V _{CC} = MIN	I _{OL} = 20 mA	0.3		0.5		V		
			I _{OL} = 24 mA			0.35			0.5	
	B1 thru B8		I _{OL} = 48 mA	0.38		0.55				
			I _{OL} = 64 mA			0.42			0.55	
I _I	DIR and \bar{G}	V _{CC} = MAX	V _I = 7 V	0.1			0.1		mA	
	A and B		V _I = 5.5 V	1			1			
I _{IH} §	A and B	V _{CC} = MAX,	V _I = 2.7 V	70			70		μA	
	DIR and \bar{G}			20			20			
I _{IL} §	A and B	V _{CC} = MAX,	V _I = 0.5 V	-0.65			-0.65		mA	
	DIR and \bar{G}			-1.2			-1.2			
I _{OS} ¶	A0 thru A7	V _{CC} = MAX,	V _O = 0	-60		-150		mA		
	B0 thru B7			-100		-225				
I _{CCH}		V _{CC} = MAX		70	90	70	90	mA		
I _{CCL}		V _{CC} = MAX		95	120	95	120	mA		
I _{CCZ}		V _{CC} = MAX		85	110	85	110	mA		

† For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

‡ All typical values are at V_{CC} = 5 V, T_A = 25°C.

§ For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

¶ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

2
Data Sheets

SN54F245, SN74F245

OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R1 = 500 Ω, R2 = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R1 = 500 Ω, R2 = 500 Ω, T _A = MIN to MAX†			UNIT	
			'F245			SN54F245		SN74F245		
			MIN	TYP	MAX	MIN	MAX	MIN		MAX
t _{PLH}	A or B	B or A	1.7	3.8	6	1.2	7.5	1.7	7	ns
t _{PHL}			1.7	4.2	6	1.2	7.5	1.7	7	
t _{PZH}	\bar{C}	A or B	2.2	4.9	7	1.7	9	2.2	8	ns
t _{PZL}			2.7	5.6	8	2.2	10	2.7	9	
t _{PHZ}	\bar{C}	A or B	2.2	4.6	6.5	1.7	9	2.2	7.5	ns
t _{PLZ}			1.2	4.6	6.5	1.2	10	1.2	7.5	

† For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

NOTE 1: See General Information for load circuits and waveforms.

2

Data Sheets

- Three-State Versions of SN54F151 and SN74F151
- Three-State Outputs Interface Directly with System Bus
- Performs Parallel-to-Serial Conversion
- Complementary Outputs Provide True and Inverted Data
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

description

These data selectors/multiplexers contain full binary decoding to select one-of-eight data sources and feature strobe-controlled complementary three-state outputs.

The three-state outputs can interface with and drive data lines of bus-organized systems. With all but one of the common outputs disabled (at a high-impedance state), the low-impedance of the single enabled output will drive the bus line to a high or low logic level. Both outputs are controlled by the strobe (\bar{G}). The outputs are disabled when \bar{G} is high.


The SN54F251 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74F251 is characterized for operation from 0°C to 70°C .

FUNCTION TABLE


INPUTS			STROBE \bar{G}	OUTPUTS	
SELECT C	B	A		Y	W
X	X	X	H	Z	Z
L	L	L	L	D0	$\bar{D0}$
L	L	H	L	D1	$\bar{D1}$
L	H	L	L	D2	$\bar{D2}$
L	H	H	L	D3	$\bar{D3}$
H	L	L	L	D4	$\bar{D4}$
H	L	H	L	D5	$\bar{D5}$
H	H	L	L	D6	$\bar{D6}$
H	H	H	L	D7	$\bar{D7}$

D0, D1 . . . D7 = the level of the respective D input

SN54F251 . . . J PACKAGE
SN74F251 . . . D OR N PACKAGE
(TOP VIEW)




SN54F251 . . . FK PACKAGE
(TOP VIEW)



NC—No internal connection

logic symbol†




†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, and N packages.

SN54F251, SN74F251
1-OF-8 DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS

**ADVANCE
 INFORMATION**

logic diagram (positive logic)



Pin numbers shown are for D, J, and N packages.

2

Data Sheets

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	-0.5 V to 7 V
Input voltage [†]	-1.2 V to 7 V
Input current	-30 mA to 5 mA
Voltage applied to any output in the disabled or power-off state	-0.5 V to 5.5 V
Voltage applied to any output in the high state	-0.5 V to V_{CC}
Current into any output in the low state: SN54F251	40 mA
SN74F251	48 mA
Operating free-air temperature range: SN54F251	-55°C to 125°C
SN74F251	0°C to 70°C
Storage temperature range	-65°C to 150°C

[†]The input voltage ratings may be exceeded provided the input current ratings are observed.

recommended operating conditions

		SN54F251			SN74F251			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH}	High-level input voltage	2			2			V
V_{IL}	Low-level input voltage			0.8			0.8	V
I_{IK}	Input clamp current			-18			-18	mA
I_{OH}	High-level output current			-3			-3	mA
I_{OL}	Low-level output current			20			24	mA
T_A	Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54F251			SN74F251			UNIT
			MIN	TYP [§]	MAX	MIN	TYP [§]	MAX	
V_{IK}	$V_{CC} = 4.5V$,	$I_I = -18 mA$			-1.2			-1.2	V
V_{OH} #	$V_{CC} = 4.5V$	$I_{OH} = -1 mA$	2.5	3.4		2.5	3.4		V
		$I_{OH} = -3 mA$	2.4	3.3		2.4	3.3		
V_{OL}	$V_{CC} = 4.5V$	$I_{OL} = 20 mA$		0.30	0.5				V
		$I_{OL} = 24 mA$				0.35	0.5		
I_{OZH}	$V_{CC} = 5.5V$,	$V_O = 2.7 V$			50			50	μA
I_{OZL}	$V_{CC} = 5.5V$,	$V_O = 0.5 V$			-50			-50	μA
I_I	$V_{CC} = 5.5V$,	$V_I = 7 V$			0.1			0.1	mA
I_{IH}	$V_{CC} = 5.5V$,	$V_I = 2.7 V$			20			20	μA
I_{IL}	$V_{CC} = 5.5V$,	$V_I = 0.5 V$			-0.6			-0.6	mA
I_{OS} †	$V_{CC} = 5.5V$,	$V_O = 0$	-60		-150	-60		-150	mA
I_{CC}	$V_{CC} = 5.5V$, See Note 1	Condition A		15	22		15	22	mA
		Condition B		16	24		16	24	

For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

[§] All typical values are at $V_{CC} = 5V$, $T_A = 25°C$.

† Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.

For the SN74F251 at $V_{CC} = 4.75V$ and $I_{OH} = -1 mA$ to $-3 mA$, $V_{OH} min = 2.7V$.

NOTE 1: I_{CC} is measured with the outputs open under the following conditions:

- A. Select input and data input at 4.5V, output control grounded.
- B. All inputs at 4.5V.

**2
Data Sheets**

switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = MIN to MAX [†]			UNIT	
			F251			SN54F251		SN74F251		
			MIN	TYP	MAX	MIN	MAX	MIN		MAX
t _{PLH}	A, B, or C	W	3.2	5.5	8	2.7	9.5	3.2	9	ns
t _{PHL}			2.4	5.3	7.5	2.4	9.5	2.4	8.5	
t _{PLH}	A, B, or C	Y	3.7	9.2	13	2.7	16.5	3.7	14	ns
t _{PHL}			4.2	6.5	9	2.2	10.5	3.2	10	
t _{PLH}	Data (Any D)	W	2.2	3.7	5.7	1.7	8	2.2	7	ns
t _{PHL}			1.2	2.6	4	1.2	6	1.2	5	
t _{PLH}	Data (Any D)	Y	4.7	6.8	9.5	4.7	11.5	4.7	10.5	ns
t _{PHL}			2.9	4.7	6.5	2.9	7.5	2.9	7.5	
t _{PZH}	0	W	2.2	5	7	2.2	9.5	2.2	8	ns
t _{PZL}			2.7	6	8.5	2.7	10.5	2.7	9.5	
t _{PHZ}	0	W	2.2	4.6	6.5	2.2	8.5	2.2	7.5	ns
t _{PLZ}			1.2	2.8	4.5	1.2	7.5	1.2	5.5	
t _{PZH}	0	Y	3.2	6.5	9	3.2	10	3.2	10	ns
t _{PZL}			2.7	5.6	8	2.7	10	2.7	9	
t _{PHZ}	0	Y	2.2	4.3	6	2.2	7	2.2	7	ns
t _{PLZ}			1.2	3.1	4.5	1.2	5.5	1.2	5.5	

[†] For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

NOTE 2: See General Information for load circuits and waveforms.

2

Data Sheets

SN54F253, SN74F253 DUAL 1-OF-4 DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS

D2932, MARCH 1987

- Three-State Versions of SN54F153 and SN74F153
- Permits Multiplexing from N Lines to 1 Line
- Performs Parallel-to-Serial Conversion
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

description

Each of these data selectors/multiplexers contains inverters and drivers to supply full binary decoding data selection to the AND-OR gates. Separate output control inputs are provided for each of the two four-line sections.

The three-state outputs can interface with and drive data lines of bus-organized systems. With all but one of the common outputs disabled (at a high-impedance state), the low-impedance of the single enabled output will drive the bus line to a high or low logic level. Each output has its own strobe (\bar{G}). The output is disabled when its strobe is high.


The SN54F253 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74F253 is characterized for operation from 0°C to 70°C .

FUNCTION TABLE


SELECT INPUTS		DATA INPUTS				STROBE	OUTPUT
B	A	C0	C1	C2	C3	\bar{G}	Y
X	X	X	X	X	X	H	Z
L	L	L	X	X	X	L	L
L	L	H	X	X	X	L	H
L	H	X	L	X	X	L	L
L	H	X	H	X	X	L	H
H	L	X	X	L	X	L	L
H	L	X	X	H	X	L	H
H	H	X	X	X	L	L	L
H	H	X	X	X	H	L	H

Address inputs A and B are common to both sections.

SN54F253 . . . J PACKAGE
SN74F253 . . . D OR N PACKAGE
(TOP VIEW)




SN54F253 . . . FK PACKAGE
(TOP VIEW)



NC—No internal connection

logic symbol†




†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, and N packages.

2
Data Sheets

SN54F253, SN74F253
DUAL 1-OF-4 DATA SELECTORS/MULTIPLEXERS
WITH 3-STATE OUTPUTS

logic diagram (positive logic)



Pin numbers shown are for D, J, and N packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	-0.5 V to 7 V
Input voltage†	-1.2 V to 7 V
Input current	-30 mA to 5 mA
Voltage applied to any output in the disabled or power-off state	-0.5 V to 5.5 V
Voltage applied to any output in the high state	-0.5 V to V_{CC}
Current into any output in the low state: SN54F253	40 mA
SN74F253	48 mA
Operating free-air temperature range: SN54F253	-55°C to 125°C
SN74F253	0°C to 70°C
Storage temperature range	-65°C to 150°C

†The input voltage ratings may be exceeded provided the input current ratings are observed.

SN54F253, SN74F253 DUAL 1-OF-4 DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS

recommended operating conditions

	SN54F253			SN74F253			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC} Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V _{IH} High-level input voltage	2			2			V
V _{IL} Low-level input voltage			0.8			0.8	V
I _{IK} Input clamp current			-18			-18	mA
I _{OH} High-level output current			-3			-3	mA
I _{OL} Low-level output current			20			24	mA
T _A Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54F253			SN74F253			UNIT
			MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	
V _{IK}	V _{CC} = 4.5 V,	I _I = -18 mA			-1.2			-1.2	V
V _{OH} [†]	V _{CC} = 4.5 V,	I _{OH} = -1 mA	2.5	3.4		2.5	3.4		V
		I _{OH} = -3 mA	2.4	3.3		2.4	3.3		V
V _{OL}	V _{CC} = 4.5 V,	I _{OL} = 20 mA		0.30	0.5				V
		I _{OL} = 24 mA				0.35	0.5		V
I _{OZH}	V _{CC} = 5.5 V,	V _O = 2.7 V			50			50	μA
I _{OZL}	V _{CC} = 5.5 V,	V _O = 0.5 V			-50			-50	μA
I _I	V _{CC} = 5.5 V,	V _I = 7 V			0.1			0.1	mA
I _{IH}	V _{CC} = 5.5 V,	V _I = 2.7 V			20			20	μA
I _{IL}	V _{CC} = 5.5 V,	V _I = 0.5 V			-0.6			-0.6	mA
I _{OS} [§]	V _{CC} = 5.5 V,	V _O = 0	-60		-150	-60		-150	mA
I _{CC} H	V _{CC} = 5.5 V, See Note 1	Condition A		11.5	16		11.5	16	mA
I _{CC} L		Condition B		16	23		16	23	
I _{CC} Z		Condition C		16	23		16	23	

For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

[‡] All typical values are at V_{CC} = 5 V, T_A = 25°C.

[§] Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.

[†] For the SN74F253 at V_{CC} = 4.75 V and I_{OH} = -1 mA to -3 mA, V_{OH} min = 2.7 V.

NOTE 1: I_{CC} is measured with the outputs open under the following conditions:

- A. Inputs A, B, 1C3, and 2C3 at 4.5 V, other inputs grounded
- B. All inputs grounded
- C. Inputs 1G and 2G at 4.5 V, other inputs grounded.

2

Data Sheets

SN54F253, SN74F253
DUAL 1-OF-4 DATA SELECTORS/MULTIPLEXERS
WITH 3-STATE OUTPUTS

switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = MIN to MAX [†]			UNIT	
			F253			SN54F253		SN74F253		
			MIN	TYP	MAX	MIN	MAX	MIN		MAX
t _{PLH}	A or B	Any Y	3.7	8.1	11.5	2.7	15	3.7	13	ns
t _{PHL}			2.2	6.1	9	1.7	11	2.2	10	
t _{PLH}	Data (Any C)	Any Y	2.2	5.1	7	1.7	9	2.2	8	ns
t _{PHL}			1.7	4.1	6	1.7	8	1.7	7	
t _{PZH}	\bar{G}	Any Y	2.2	5.6	8	1.7	10	2.2	9	ns
t _{PZL}			2.2	5.6	8	1.7	10	2.2	9	
t _{PHZ}	\bar{G}	Any Y	1.2	3.3	5	1.2	6.5	1.2	6	ns
t _{PLZ}			1.2	4	6	1.2	8	1.2	7	

[†] For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.


NOTE 2: See General Information for load circuits and waveforms.

2


Data Sheets

- Three-State Outputs Interface Directly with System Bus
- Provides Bus Interface from Multiple Sources in High-Performance Systems
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

SN54F257 . . . J PACKAGE
SN74F257 . . . D OR N PACKAGE
(TOP VIEW)



SN54F257 . . . FK PACKAGE
(TOP VIEW)




description

These devices are designed to multiplex signals from four-bit data sources to four-output data lines in bus-organized systems. The 3-state outputs will not load the data lines when the output control pin (\bar{G}) is at a high-logic level.

The SN54F257 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74F257 is characterized for operation from 0°C to 70°C .

logic symbol†



FUNCTION TABLE

OUTPUT CONTROL \bar{G}	INPUTS		OUTPUT Y
	SELECT \bar{A}/\bar{B}	DATA	
		A B	
H	X	X X	Z
L	L	L X	L
L	L	H X	H
L	H	X L	L
L	H	X H	H


† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, and N packages.

**SN54F257, SN74F257
QUADRUPLE 1-OF-2 DATA SELECTORS/MULTIPLEXERS
WITH 3-STATE OUTPUTS**

**ADVANCE
INFORMATION**

logic diagram (positive logic)



Pin numbers shown are for D, J, and N packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	-0.5 V to 7 V
Input voltage †	-1.2 V to 7 V
Input current	-30 mA to 5 mA
Voltage applied to any output in the disabled or power-off state	-0.5 V to 5.5 V
Voltage applied to any output in the high state	-0.5 V to V_{CC}
Current into any output in the low state: SN54F257	40 mA
SN74F257	48 mA
Operating free-air temperature range: SN54F257	-55°C to 125°C
SN74F257	0°C to 70°C
Storage temperature range	-65°C to 150°C

†The input voltage ratings may be exceeded provided the input current ratings are observed.

recommended operating conditions

	SN54F257			SN74F257			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC} Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH} High-level input voltage	2			2			V
V_{IL} Low-level input voltage	0.8			0.8			V
I_{IK} Input clamp current	-18			-18			mA
I_{OH} High-level output current	-3			-3			mA
I_{OL} Low-level output current	20			24			mA
T_A Operating free-air temperature	-55			70			°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54F257		SN74F257		UNIT
			MIN	TYP [‡] MAX	MIN	TYP [‡] MAX	
V _{IK}	V _{CC} = 4.5 V,	I _I = -18 mA	-1.2		-1.2		V
V _{OH} †	V _{CC} = 4.5 V	I _{OH} = -1 mA	2.5	3.4	2.5	3.4	V
		I _{OH} = -3 mA	2.4	3.3	2.4	3.3	
V _{OL}	V _{CC} = 4.5 V	I _{OL} = 20 mA	0.30 0.5				V
		I _{OL} = 24 mA			0.35	0.5	
I _{OZH}	V _{CC} = 5.5 V,	V _O = 2.7 V	50		50		μA
I _{OZL}	V _{CC} = 5.5 V,	V _O = 0.5 V	-50		-50		μA
I _I	V _{CC} = 5.5 V,	V _I = 7 V	0.1		0.1		mA
I _{IH}	V _{CC} = 5.5 V,	V _I = 2.7 V	20		20		μA
I _{IL}	V _{CC} = 5.5 V,	V _I = 0.5 V	-0.6		-0.6		mA
I _{OS} §	V _{CC} = 5.5 V,	V _O = 0	-60	-150	-60	-150	mA
I _{CCH}	V _{CC} = 5.5 V, See Note 1	Condition A	9	15	9	15	mA
I _{CCL}		Condition B	14.5	22	14.5	22	
I _{CCZ}		Condition C	15	23	15	23	

switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = MIN to MAX [†]			UNIT	
			F257			SN54F257		SN74F257		
			MIN	TYP	MAX	MIN	MAX	MIN		MAX
t _{PLH}	Data (A or B)	Any Y	2.2	4.1	6	2.2	8	2.2	7	ns
t _{PHL}			1.2	3.8	5.5	1	8	1.2	6.5	
t _{PLH}	A/B	Any Y	3.7	9.7	13	3.7	15.5	3.7	15	ns
t _{PHL}			2.7	6.1	8.5	2.7	10.5	2.7	9.5	
t _{PZH}	G	Any Y	2.2	5.5	7.5	2.2	9.5	2.2	8.5	ns
t _{PZL}			2.2	5.1	7.5	2.2	10	2.2	8.5	
t _{PHZ}	G	Any Y	1.2	3.9	6	1.2	7	1.2	7	ns
t _{PLZ}			1.2	4.1	6	1.2	9.5	1.2	7	

[†] For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

[‡] All typical values are at V_{CC} = 5 V, T_A = 25°C.

[§] Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.

[¶] For the SN74F257 at V_{CC} = 4.75 V and I_{OH} = -1 mA to -3 mA, V_{OH min} = 2.7 V.

NOTES: 1. I_{CC} is measured with the outputs open under the following conditions:

- A. A/B and all B inputs at 4.5 volts, other inputs grounded.
- B. All B inputs at 4.5 V, other inputs grounded.
- C. G and all B data inputs at 4.5 V, other inputs grounded.

2. See General Information for load circuits and waveforms.

2
Data Sheets

2

Data Sheets


- Three-State Outputs Interface Directly with System Bus
- Provides Bus Interface from Multiple Sources in High-Performance Systems
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

description

These devices are designed to multiplex signals from four-bit data sources to four-output data lines in bus-organized systems. The 3-state outputs will not load the data lines when the output control pin (\bar{G}) is at a high-logic level.


The SN54F258 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74F258 is characterized for operation from 0°C to 70°C .

logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, and N packages.

SN54F258 . . . J PACKAGE
SN74F258 . . . D OR N PACKAGE
(TOP VIEW)



SN54F258 . . . FK PACKAGE
(TOP VIEW)




FUNCTION TABLE

OUTPUT CONTROL \bar{G}	INPUTS		OUTPUT Y
	SELECT \bar{A}/\bar{B}	DATA A B	
H	X	X X	Z
L	L	L X	H
L	L	H X	L
L	H	X L	H
L	H	X H	L

**SN54F258, SN74F258
QUADRUPLE 1-OF-2 DATA SELECTORS/MULTIPLEXERS
WITH 3-STATE OUTPUTS**

**ADVANCE
INFORMATION**

logic diagram (positive logic)



Pin numbers shown are for D, J, and N packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	-0.5 V to 7 V
Input voltage [†]	-1.2 V to 7 V
Input current	-30 mA to 5 mA
Voltage applied to any output in the disabled or power-off state	-0.5 V to 5.5 V
Voltage applied to any output in the high state	-0.5 V to V_{CC}
Current into any output in the low state: SN54F258	40 mA
SN74F258	48 mA
Operating free-air temperature range: SN54F258	-55°C to 125°C
SN74F258	0°C to 70°C
Storage temperature range	-65°C to 150°C

[†]The input voltage ratings may be exceeded provided the input current ratings are observed.

recommended operating conditions

	SN54F258			SN74F258			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC} Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH} High-level input voltage	2			2			V
V_{IL} Low-level input voltage	0.8			0.8			V
I_{IK} Input clamp current	-18			-18			mA
I_{OH} High-level output current	-3			-3			mA
I_{OL} Low-level output current	20			24			mA
T_A Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54F258			SN74F258			UNIT
			MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	
V _{IK}	V _{CC} = 4.5 V,	I _I = -18 mA	-1.2			-1.2			V
V _{OH} [†]	V _{CC} = 4.5 V,	I _{OH} = -1 mA	2.5	3.4		2.5	3.4		V
		I _{OH} = -3 mA	2.4	3.3		2.4	3.3		
V _{OL}	V _{CC} = 4.5 V,	I _{OL} = 20 mA	0.30		0.5				V
		I _{OL} = 24 mA				0.35	0.5		
I _{OZH}	V _{CC} = 5.5 V,	V _O = 2.7 V				50			μA
I _{OZL}	V _{CC} = 5.5 V,	V _O = 0.5 V				-50			μA
I _I	V _{CC} = 5.5 V,	V _I = 7 V				0.1			mA
I _{IH}	V _{CC} = 5.5 V,	V _I = 2.7 V				20			μA
I _{IL}	V _{CC} = 5.5 V,	V _I = 0.5 V				-0.6			mA
I _{OS} [§]	V _{CC} = 5.5 V,	V _O = 0	-60	-150		-60	-150		mA
I _{CCH}	V _{CC} = 5.5 V, See Note 1	Condition A	6.2		9.5	6.2		9.5	mA
I _{CCL}		Condition B	15.1		23	15.1		23	
I _{CCZ}		Condition C	11.3		17	11.3		17	

switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = MIN to MAX [†]				UNIT
			F258			SN54F258		SN74F258		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	Data	Any Y	1	3.6	5.3	1	7.5	1	6	ns
t _{PHL}	(A or B)		1	3.1	4.7	1	6	1	5.5	
t _{PLH}	A/B	Any Y	3.2	6.1	8.5	3.2	12	3.2	9.5	ns
t _{PHL}			3.2	6.9	9.5	3.2	11.5	3.2	11	
t _{PZH}	G	Any Y	2.2	5.5	7.5	2.2	11	2.2	8.5	ns
t _{PZL}			2.2	5.1	7.5	2.2	9.5	2.2	8.5	
t _{PHZ}	G	Any Y	1.2	3.9	6	1	7	1.2	7	ns
t _{PLZ}			1.2	4.1	6	1.2	9	1.2	7	

[†]For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

[‡]All typical values are at V_{CC} = 5 V, T_A = 25°C.

[§]Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.

[†]For the SN74F258 at V_{CC} = 4.75 V and I_{OH} = -1 mA, to -3 mA, V_{OH} min = 2.7 V.

NOTES: 1. I_{CC} is measured with the outputs open under the following conditions:

- A. All B inputs at 4.5 volts, other inputs grounded.
 - B. A/B and all B inputs at 4.5 V, other inputs grounded.
 - C. G and all B inputs at 4.5 V, other inputs grounded.
2. See General Information for load circuits and waveforms.

2
Data Sheets

2

Data Sheets

- Contains Eight D-Type Flip-Flops with Single-Rail Outputs
- Buffered Clock and Direct Clear Inputs
- Individual Data Input to Each Flip-Flop
- Applications Include:
 - Buffer/Storage Registers
 - Shift Register
 - Pattern Generators
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

description

These monolithic, positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic with a direct clear input.


Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the high or low level, the D input signal has no effect at the output.

The SN54F273 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74F273 is characterized for operation from 0°C to 70°C.


FUNCTION TABLE (EACH FLIP-FLOP)

INPUTS			OUTPUT
CLR	CLK	D	Q
L	X	X	L
H	↑	H	H
H	↑	L	L
H	L	X	Q ₀


**SN54F273 . . . J PACKAGE
SN74F273 . . . DW OR N PACKAGE
(TOP VIEW)**



**SN54F273 . . . FK PACKAGE
(TOP VIEW)**




logic symbol†



†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	-0.5 V to 7 V
Input voltage [†]	-1.2 V to 7 V
Input current	-30 mA to 5 mA
Voltage applied to any output in the high state	-0.5 V to V_{CC}
Current into any output in the low state	40 mA
Operating free-air temperature range: SN54F273	-55°C to 125°C
SN74F273	0°C to 70°C
Storage temperature range	-65°C to 150°C

[†]The input voltage ratings may be exceeded provided the input current ratings are observed.

recommended operating conditions

	SN54F273			SN74F273			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC} Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH} High-level input voltage	2			2			V
V_{IL} Low-level input voltage	0.8			0.8			V
I_{IK} Input clamp current	-18			-18			mA
I_{OH} High-level output current	-1			-1			mA
I_{OL} Low-level output current	20			20			mA
T_A Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54F273			SN74F273			UNIT
		MIN	TYP†	MAX	MIN	TYP†	MAX	
V _{IK}	V _{CC} = 4.5 V, I _I = -18 mA			-1.2			-1.2	V
V _{OH} #	V _{CC} = 4.5 V, I _{OH} = -1 mA	2.5	3.4		2.7	3.4		V
V _{OL}	V _{CC} = 4.5 V, I _{OL} = 20 mA		0.3	0.5		0.3	0.5	V
I _I	V _{CC} = 5.5 V, V _I = 7 V			0.1			0.1	μA
I _{IH}	V _{CC} = 5.5 V, V _I = 2.7 V			20			20	μA
I _{IL}	V _{CC} = 5.5 V, V _I = 0.5 V			-20			-20	μA
I _{OS} ‡	V _{CC} = 5.5 V, V _O = 0	-60		-150	-60		-150	mA
I _{CCH}	V _{CC} = 5.5 V, See Note 1		65	85		65	85	mA
I _{CCL}	V _{CC} = 5.5 V, See Note 2		68	88		68	88	mA

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

		V _{CC} = 5 V, C _L = 50 pF, R _L = 500 Ω, T _A = 25°C		V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R _L = 500 Ω, T _A = MIN to MAX‡				UNIT
		'F273		SN54F273		SN74F273		
		MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency							MHz
t _{su}	Setup time, data high or low before CLK†	1.5						ns
t _h	Hold time, data high or low after CLK†	0						ns
t _w	Pulse duration	CLK high	4					ns
		CLK low	5					
		CLR low	3.5					
t _{su}	Inactive-state setup time, CLR high before CLK†¶	8						ns

switching characteristics (see Note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R _L = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R _L = 500 Ω, T _A = MIN to MAX†				UNIT
			'F273			SN54F273		SN74F273		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f _{max}			145						MHz	
t _{PLH}	CLK	Any Q	7.5						ns	
t _{PHL}			7.5						ns	
t _{PHL}	CLR	Any Q	7						ns	

† All typical values are at V_{CC} = 5 V, T_A = 25°C.

‡ Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.

§ For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

¶ Inactive-state setup time is also referred to as "recovery time".

For the SN74F273 at V_{CC} = 4.75 V and I_{OH} = -1 mA, V_{OHmin} = 2.7 V.

NOTES: 1. I_{CC} is measured after applying a momentary ground, then 4.5 V, to the clock input with all data inputs at 4.5 V and the CLR input at ground.

2. I_{CCL} is measured after applying a momentary ground, then 4.5 V, to the clock input with all data and CLR inputs at ground.

3. See General Information for load circuits and waveforms.



2

Data Sheets


- Generates Either Odd or Even Parity for Nine Data Lines
- Cascadable for n-Bits Parity
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

description

These universal, monolithic, nine-bit parity generators/checkers feature odd and even outputs to facilitate operation of either odd or even parity application. The word-length capability is easily expanded by cascading.

The SN54F280A is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74F280A is characterized for operation from 0°C to 70°C.


logic symbol†




†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, and N packages.

SN54F280A . . . J PACKAGE
SN74F280A . . . D OR N PACKAGE
(TOP VIEW)



SN54F280A . . . FK PACKAGE
(TOP VIEW)




NC—No internal connection

FUNCTION TABLE

NUMBER OF INPUTS A THRU I THAT ARE HIGH	OUTPUTS	
	Σ EVEN	Σ ODD
0, 2, 4, 6, 8	H	L
1, 3, 5, 7, 9	L	H

logic diagram (positive logic)



2
Data Sheets

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC	-0.5 V to 7 V
Input voltage†	-1.2 V to 7 V
Input current	-30 mA to 5 mA
Voltage applied to any output in the high state	-0.5 V to VCC
Current into any output in the low state	40 mA
Operating free-air temperature range: SN54F280A	-55°C to 125°C
SN74F280A	0°C to 70°C
Storage temperature range	-65°C to 150°C

†The input voltage ratings may be exceeded provided the input current ratings are observed.

recommended operating conditions

		SN54F280A			SN74F280A			UNIT	
		MIN	NOM	MAX	MIN	NOM	MAX		
V _{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V	
V _{IH}	High-level input voltage	2			2			V	
V _{IL}	Low-level input voltage	0.8			0.8			V	
I _{IK}	Input clamp current	-18			-18			mA	
I _{OH}	High-level output current	-1			-1			mA	
I _{OL}	Low-level output current	20			20			mA	
T _A	Operating free-air temperature	-55			0			70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54F280A			SN74F280A			UNIT
		MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	
V _{IK}	V _{CC} = 4.5 V, I _I = -18 mA	-1.2			-1.2			V
V _{OH} [†]	V _{CC} = 4.5 V, I _{OH} = -1 mA	2.5	3.4		2.5	3.4		V
V _{OL}	V _{CC} = 4.5 V, I _{OL} = 20 mA	0.30 0.5			0.30 0.5			V
I _I	V _{CC} = 5.5 V, V _I = 7 V	1			1			mA
I _{IH}	V _{CC} = 5.5 V, V _I = 2.7 V	20			20			μA
I _{IL}	V _{CC} = 5.5 V, V _I = 0.5 V	-20			-20			mA
I _{OS} [§]	V _{CC} = 5.5 V, V _O = 0	-60 -150			-60 -150			mA
I _{CC}	V _{CC} = 5.5 V, V _I = 0	26 35			26 35			mA

switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R _L = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R _L = 500 Ω, T _A = MIN to MAX [†]				UNIT
			'F280A			SN54F280A		SN74F280A		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	Any input	EVEN	4.2	6.6	9	4.2	11	4.2	10	ns
t _{PHL}			8.2	10.7	13	6.2	17	6.7	14.5	
t _{PLH}	Any input	ODD	5.7	8.2	10.5	5.7	12	5.7	11	ns
t _{PHL}			6.2	8.7	11	4.2	16	5.2	13	

[†] For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

[‡] All typical values are at V_{CC} = 5 V, T_A = 25°C.

[§] Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.

[†] For the SN74F280A at V_{CC} = 4.75 V and I_{OH} = -1 mA, V_{OH} min = 2.7 V.

NOTE 1: See General Information for load circuits and waveforms.

2
Data Sheets

2

Data Sheets

- Full-Carry Look-Ahead Across the Four Bits
- Systems Achieve Partial Look-Ahead Performance with the Economy of Ripple Carry
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

description

The SN54F283 and SN74F283 are full adders that perform the addition of two 4-bit binary words. The sum (Σ) outputs are provided for each bit and the resultant carry (C4) is obtained from the fourth bit.


These adders feature full internal look-ahead across all four bits generating the carry term C4 in typically 5.7 nanoseconds. This capability provides the system designer with partial look-ahead performance at the economy and reduced package count of a ripple-carry implementation.

The adder logic, including the carry, is implemented in its true form. End-around carry can be accomplished without the need for logic or level inversion.


The 'F283 can be used with either all-active-high (positive logic) or all-active-low (negative logic) operands.

The SN54F283 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74F283 is characterized for operation from -40°C to 85°C .

SN54F283 . . . J PACKAGE
SN74F283 . . . D OR N PACKAGE
(TOP VIEW)




SN54F283 . . . FK PACKAGE
(TOP VIEW)



NC—No internal connection

logic symbol†



†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, and N packages.


FUNCTION TABLE

INPUT				OUTPUT							
				WHEN C0 = L				WHEN C0 = H			
A1		B1		A2		B2		WHEN C2 = L		WHEN C2 = H	
A3	B3	A4	B4	Σ1	Σ2	Σ3	Σ4	C2	Σ1	Σ2	C2
L	L	L	L	L	L	L	L	L	H	L	L
H	L	L	L	H	L	L	L	L	L	H	L
L	H	L	L	H	L	L	L	L	L	H	L
H	H	L	L	L	L	H	H	L	H	H	L
L	L	H	L	L	H	L	L	L	H	H	L
H	L	H	L	H	H	L	L	L	L	L	H
L	H	H	L	H	H	L	L	L	L	L	H
L	L	L	H	L	L	H	L	L	L	H	L
H	L	L	H	H	H	L	L	L	L	L	H
L	H	L	H	H	H	L	L	L	L	L	H
H	H	L	H	L	L	L	L	H	H	L	H
L	L	H	H	L	L	L	H	H	H	L	H
H	L	H	H	H	L	L	H	L	L	H	H
L	H	H	H	H	L	L	H	H	H	H	H
H	H	H	H	L	H	H	H	H	H	H	H

H = high level, L = low level

NOTE: Input conditions at A1, B1, A2, B2, and C0 are used to determine outputs Σ1 and Σ2 and the value of the internal carry C2. The values at C2, A3, B3, A4, and B4 are then used to determine outputs Σ3, Σ4, and C4.

logic diagram (positive logic)



Pin numbers shown are for D, J, and N packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	-0.5 V to 7 V
Input voltage [†]	-1.2 V to 7 V
Input current	-30 mA to 5 mA
Voltage applied to any output in the high state	-0.5 V to V_{CC}
Current into any output in the low state	40 mA
Operating free-air temperature range: SN54F283	-55°C to 125°C
SN74F283	0°C to 70°C
Storage temperature range	-65°C to 150°C

[†]The input voltage ratings may be exceeded provided the input current ratings are observed.

SN54F283, SN74F283
4-BIT BINARY FULL ADDERS WITH FAST CARRY

ADVANCE
INFORMATION

recommended operating conditions

	SN54F283			SN74F283			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC} Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V _{IH} High-level input voltage	2			2			V
V _{IL} Low-level input voltage	0.8			0.8			V
I _{IK} Input clamp current	-18			-18			mA
I _{OH} High-level output current	-1			-1			V
I _{OL} Low-level output current	20			20			mA
T _A Operating free-air temperature	-55	125		0	70		°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54F283		SN74F283		UNIT	
		MIN	TYP [‡] MAX	MIN	TYP [‡] MAX		
V _{IK}	V _{CC} = 4.5 V, I _{IK} = -18 mA	-1.2		-1.2		V	
V _{OH} †	V _{CC} = 4.5 V, I _{OH} = -1 mA	2.5	3.4	2.5	3.4	V	
V _{OL}	V _{CC} = 4.5 V, I _{OL} = 20 mA	0.30		0.30		0.5 V	
I _I	V _{CC} = 5.5 V, V _I = 7 V	0.1		0.1		mA	
I _{IH}	V _{CC} = 5.5 V, V _I = 2.7 V	20		20		μA	
I _{IL}	Any A or B CO	V _{CC} = 5.5 V, V _I = 0.5 V	-1.2		-1.2		mA
			-0.6		-0.6		
I _{OS} §	V _{CC} = 5.5 V, V _O = 0	-60	-150	-60	-150	mA	
I _{CC}	V _{CC} = 5.5 V, V _I = 4.5 V	36	55	36	55	mA	

switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R _L = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R _L = 500 Ω, T _A = MIN to MAX [†]			UNIT	
			F283			SN54F283		SN74F283		
			MIN	TYP	MAX	MIN	MAX	MIN		MAX
t _{PLH}	CO	Σi	2.7	6.6	9.5	2.7	14	2.7	10.5	ns
t _{PHL}			3.2	6.6	9.5	3.2	14	3.2	10.5	
t _{PLH}	Ai or Bi	Σi	3.2	6.6	9.5	3.2	14	3.2	10.5	ns
t _{PHL}			2.7	6.6	9.5	2.7	14	2.7	10.5	
t _{PLH}	CO	C4	2.7	5.3	7.5	2.7	10.5	2.7	8.5	ns
t _{PHL}			2.2	5	7	2.2	10	2.2	8	
t _{PLH}	Ai or Bi	C4	2.7	5.3	7.5	2.7	10.5	2.7	8.5	ns
t _{PHL}			2.2	4.9	7	2.2	10	2.2	8	

† For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

‡ All typical values are at V_{CC} = 5 V, T_A = 25°C.

§ Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.

¶ For the SN74F283 at V_{CC} = 4.75 V and I_{OH} = -1 mA, V_{OH} min = 2.7 V.

NOTE 1: See General Information for load circuits and waveforms.

2 Data Sheets

- Generates Either Odd or Even Parity for Nine Data Lines
- Cascadable for n-Bits Parity
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

description

The SN54F286 and SN74F286 universal nine-bit parity generators/checkers feature a local output for parity checking and a bus-driving parity I/O port for parity generation/checking. The word-length capability is easily expanded by cascading.

The $\overline{\text{XMIT}}$ control input is implemented specifically to accommodate cascading. When $\overline{\text{XMIT}}$ is low, the parity tree is disabled and the Parity Error output will remain at a high logic level regardless of the input levels. When $\overline{\text{XMIT}}$ is high, the parity tree is enabled. The Parity Error output will indicate a parity error when either an even number of inputs (A through I) are high and Parity I/O is forced to a low logic level, or when an odd number of inputs are high and Parity I/O is forced to a high logic level.



The I/O control circuitry was designed so that the I/O port will remain in the high-impedance state during power-up or power-down to prevent bus glitches.

The SN54F286 is characterized for operation over the full military range of -55°C to 125°C . The SN74F286 is characterized for operation from 0°C to 70°C .

FUNCTION TABLE

NUMBER OF INPUTS (A THRU I) THAT ARE HIGH	$\overline{\text{XMIT}}$	PARITY I/O	PARITY ERROR
0, 2, 4, 6, 8	l	H	H
1, 3, 5, 7, 9	l	L	H
0, 2, 4, 6, 8	h	h	H
	h	l	L
1, 3, 5, 7, 9	h	h	L
	h	l	H

h – high input level l – low input level
H – high output level L – low output level




NC—No internal connection


SN54F286, SN74F286
9-BIT PARITY GENERATORS/CHECKER
WITH BUS DRIVER PARITY I/O PORT

**PRODUCT
 PREVIEW**

logic symbol†



logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, and N packages.

2

Data Sheets

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC	-0.5 V to 7 V
Input voltage‡	-1.2 V to 7 V
Input current	-30 mA to 5 mA
Voltage applied to Parity I/O in the disabled or power-off state	-0.5 V to 5.5 V
Voltage applied to either output in the high state	-0.5 V to VCC
Current into either output in the low state: SN54F286 (Parity Error)	40 mA
SN54F286 (Parity I/O)	96 mA
SN74F286 (Parity Error)	40 mA
SN74F286 (Parity I/O)	128 mA
Operating free-air temperature range: SN54F286	-55°C to 125°C
SN74F286	0°C to 70°C
Storage temperature range	-65°C to 150°C

‡ The input voltage ratings may be exceeded provided the input current ratings are observed.

recommended operating conditions

		SN54F286			SN74F286			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V _{IH}	High-level input voltage	2			2			V
V _{IL}	Low-level input voltage			0.8			0.8	V
I _{IK}	Input clamp current			-18			-18	mA
I _{OH}	High-level output current			Parity Error			-1	mA
				Parity I/O			-12	-15
I _{OL}	Low-level output current			Parity Error			20	mA
				Parity I/O			48	64
T _A	Operating free-air temperature		-55	125		0	70	°C

electrical characteristics over recommended free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54F286			SN74F286			UNIT
		MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	
V _{IK}	V _{CC} = 4.5 V, I _I = -18 mA				-1.2			V
V _{OH} #	V _{CC} = 4.5 V	I _{OH} = -1 mA		2.5	3.4	2.5	3.4	V
		I _{OH} = -3 mA		2.4	3.3	2.4	3.3	
		I _{OH} = -12 mA		2	3.2			
		I _{OH} = -15 mA				2	3.1	
V _{OL}	V _{CC} = 4.5 V	I _{OL} = 20 mA		0.3		0.5		V
		I _{OL} = 48 mA		0.38		0.55		
		I _{OL} = 64 mA				0.42 0.55		
I _I	V _{CC} = 5.5 V, V _I = 7 V				0.1		0.1	mA
I _{IH} §	Parity I/O	V _{CC} = 5.5 V, V _I = 2.7 V		70			70	μA
	Any other input			20			20	
I _{IL} §	V _{CC} = 5.5 V, V _I = 0.5 V				-0.6		-0.6	mA
I _{OS} ¶	Parity I/O	V _{CC} = 5.5 V, V _I = 0.5 V		-100	-225	-100	-225	mA
	Parity Error			-60	-150	-60	-150	
I _{CCH}	V _{CC} = 5.5 V				27		27 44	mA
I _{CCL}	V _{CC} = 5.5 V				28		28 45	mA
I _{CCZ}	V _{CC} = 5.5 V				27		27 44	mA

switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R _L = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R _L = 500 Ω, T _A = MIN to MAX [†]			UNIT	
			F286			SN54F286		SN74F286		
			MIN	TYP	MAX	MIN	MAX	MIN		MAX
t _{PLH}	Any A thru I	Parity I/O	8.3						ns	
t _{PHL}			8.6							
t _{PLH}	Any A thru I	Parity Error	10.8						ns	
t _{PHL}			10							
t _{PLH}	Parity I/O	Parity Error	4.9						ns	
t _{PHL}			5							
t _{PZH}	XMIT	Parity I/O	3.8						ns	
t _{PZL}			5.8							
t _{PHZ}	XMIT	Parity I/O	3.8						ns	
t _{PLZ}			3.3							

[†] For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

[‡] All typical values are at V_{CC} = 5 V, T_A = 25°C.

[§] For I/O ports, parameters I_{IH} and I_{IL} include the off-state output current.

[¶] Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.

[#] For the SN74F286 at V_{CC} = 4.75 V and I_{OH} = -1 mA to -3 mA, V_{OH} min = 2.7 V.

NOTE 1: See General Information for load circuits and waveforms.

2

Data Sheets

ADVANCE INFORMATION 8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS WITH 3-STATE OUTPUTS

SN54F299, SN74F299

D2932, MARCH 1987

- Four Modes of Operation: Hold (Store), Shift Right, Shift Left, and Load Data
- Operates with Outputs Enabled or at High Impedance
- 3-State Outputs Drive Bus Lines Directly
- Can be Cascaded for N-Bit Word Lengths
- Direct Overriding Clear
- Applications:
 - Stacked or Push-Down Registers, Buffer Storage, and Accumulator Registers
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability


description

These eight-bit universal registers feature multiplexed I/O ports to achieve full eight-bit data handling in a single 20-pin package. Two function-select inputs and two output-control inputs can be used to choose the modes of operation listed in the function table.


Synchronous parallel loading is accomplished by taking both function-select lines S0 and S1 high. This places the three-state outputs in a high-impedance state and permits data that is applied on the I/O ports to be clocked into the register. Reading out of the register can be accomplished while the outputs are enabled in any mode. Clearing occurs when $\overline{\text{CLR}}$ is low. Taking either of the output controls, $\overline{\text{G1}}$ or $\overline{\text{G2}}$, high disables the outputs but this has no effect on clearing, shifting, or storage of data.

The SN54F299 is characterized for operation over the full military range of -55°C to 125°C . The SN74F299 is characterized for operation from 0°C to 70°C .

SN54F299 . . . J PACKAGE
SN74F299 . . . DW OR N PACKAGE
(TOP VIEW)



SN54F299 . . . FK PACKAGE
(TOP VIEW)




FUNCTION TABLE

MODE	INPUTS							I/O PORTS								OUTPUTS		
	CLR	S1	S0	OUTPUT CONTROL		CLK	SL	SR	A/QA	B/QB	C/QC	D/QD	E/QE	F/QF	G/QG	H/QH	QA'	QH'
				$\bar{G}1^\dagger$	$\bar{G}2^\dagger$													
Clear	L	X	L	L	L	X	X	X	L	L	L	L	L	L	L	L	L	L
	L	H	H	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
Hold	H	L	L	L	L	X	X	X	QA0	QB0	QC0	QD0	QE0	QF0	QG0	QH0	QA0	QH0
	H	X	X	L	L	L	X	X	QA0	QB0	QC0	QD0	QE0	QF0	QG0	QH0	QA0	QH0
Shift Right	H	L	H	L	L	↑	X	H	H	QA _n	QB _n	QC _n	QD _n	QE _n	QF _n	QG _n	H	QG _n
	H	L	H	L	L	↑	X	L	L	QA _n	QB _n	QC _n	QD _n	QE _n	QF _n	QG _n	L	QG _n
Shift Left	H	H	L	L	L	↑	H	X	QB _n	QC _n	QD _n	QE _n	QF _n	QG _n	QH _n	H	QB _n	H
	H	H	L	L	L	↑	L	X	QB _n	QC _n	QD _n	QE _n	QF _n	QG _n	QH _n	L	QB _n	L
Load	H	H	H	X	X	↑	X	X	a	b	c	d	e	f	g	h	a	h

a . . . h = the level of the steady-state input at inputs A through H, respectively. These data are loaded into the flip-flops while the flip-flop outputs are isolated from the input/output terminals.


† When one or both output controls are high the eight input/output terminals are disabled to the high-impedance state; however, sequential operation or clearing of the register is not affected.

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	-.0.5 V to 7 V
Input voltage [†]	-.1.2 V to 7 V
Input current	-.30 mA to 5 mA
Voltage applied to any output in the disabled or power-off state	-.0.5 V to 5.5 V
Voltage applied to any output in the high state	-.0.5 V to V_{CC}
Current into any output in the low state: (Q_A' or Q_H')	40 mA
SN54F299 (Q_A thru Q_H)	40 mA
SN74F299 (Q_A thru Q_H)	48 mA
Operating free-air temperature range: SN54F299	-.55°C to 125°C
SN74F299	0°C to 70°C
Storage temperature range	-.65°C to 150°C

[†]The input voltage ratings may be exceeded provided the input current ratings are observed.

2

Data Sheets

SN54F299, SN74F299
8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS WITH 3-STATE OUTPUTS

ADVANCE
INFORMATION

recommended operating conditions

		SN54F299			SN74F299			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V _{IH}	High-level input voltage	2			2			V
V _{IL}	Low-level input voltage			0.8			0.8	V
I _{IK}	Input clamp current			-18			-18	mA
I _{OH}	High-level output current	Q _A ' or Q _H '		-1			-1	mA
		Q _A thru Q _H		-3		-3		
I _{OL}	Low-level output current	Q _A ' or Q _H '		20		20		mA
		Q _A thru Q _H		20		24		
T _A	Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN54F299		SN74F299		UNIT
				MIN	TYP†	MAX	MIN	
V _{IK}		V _{CC} = 4.5 V, I _I = -18 mA				-1.2		V
V _{OH} †	Q _A ' or Q _H '	V _{CC} = 4.5 V	I _{OH} = -1 mA	2.5	3.4	2.5	3.4	V
	Q _A thru Q _H		I _{OH} = -1 mA	2.5	3.4	2.5	3.4	
			I _{OH} = -3 mA	2.4	3.3	2.4	3.3	
V _{OL}	Q _A ' or Q _H '	V _{CC} = 4.5 V	I _{OL} = 20 mA	0.3 0.5		0.3 0.5		V
	Q _A thru Q _H		I _{OL} = 20 mA	0.3 0.5				
			I _{OL} = 24 mA			0.35 0.5		
I _I	A thru H	V _{CC} = 5.5 V	V _I = 5.5 V	0.1		0.1		mA
	Any other		V _I = 7 V	1		1		
I _{IH} ‡	A thru H	V _{CC} = 5.5 V, V _I = 2.7 V		70		70		µA
	Any other			20		20		
I _{IL} ‡	A thru H	V _{CC} = 5.5 V, V _I = 0.5 V		-0.65		-0.65		mA
	S0 or S1			-1.2		-1.2		
	Any other			-0.6		-0.6		
I _{OS} §		V _{CC} = 5.5 V, V _O = 0		-60	-150	-60	-150	mA
I _{CC}		V _{CC} = 5.5 V, See Note 1		68	95	68	95	mA

† All typical values are at V_{CC} = 5 V, T_A = 25°C.

‡ For I/O ports (Q_A thru Q_H), the parameters I_{IH} and I_{IL} include the off-state output current.

§ Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.

¶ For the SN74F299 at V_{CC} = 4.75 V and I_{OH} = -1 mA to -3 mA, V_{OH min} = 2.7 V.

NOTE 1: I_{CC} is measured with $\bar{C}1$ $\bar{C}2$, and CLK at 4.5 V.

2 Data Sheets

timing requirements over recommended operating free-air temperature range (see Note 2)

PARAMETER		V _{CC} = 5 V, T _A = 25°C		V _{CC} = 4.5 V to 5.5 V, T _A = MIN to MAX†				UNIT
		'F299		SN54F299		SN74F299		
		MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	0	70			0	70	MHz
t _{su}	Setup time before CLK↑ S0 or S1 high or low	8.5				8.5		ns
t _h	Hold time after CLK↑ S0 or S1 high or low	0				0		ns
t _{su}	Setup time before CLK↑ A/Q _A thru H/Q _H , SR, or SL high or low	5.5				5.5		ns
t _h	Hold time after CLK↑ A/Q _A thru H/Q _H , SR, or SL high or low	2				2		ns
t _w	Pulse duration CLK high or low	7				7		ns
t _w	Pulse duration CLR low	7				7		ns
t _{su} ‡	Inactive-state setup time before CLK↑ CLR high	7				7		ns

switching characteristics (see Note 2)

	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R1 = 500 Ω, R2 = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R1 = 500 Ω, R2 = 500 Ω, T _A = MIN to MAX†				UNIT
			'F299			SN54F299		SN74F299		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f _{max}			70	100			70		MHz	
t _{PLH}	CLK	Q _A ' or Q _H '	3.2	6.6	9			3.2	10	ns
t _{PHL}			2.7	6.1	8.5			2.7	9.5	
t _{PLH}	CLK	Q _A thru Q _H	3.2	6.6	9			3.2	10	ns
t _{PHL}			4.2	8.1	11			4.2	12	
t _{PHL}	CLR	Q _A ' or Q _H '	3.7	7.1	9.5			3.7	10.5	ns
t _{PHL}			5.7	10.6	14			5.7	15	
t _{PZH}	G ₁ or G ₂	Q _A thru Q _H	2.7	5.6	8			2.7	9	ns
t _{PZL}			3.2	6.6	10			3.2	11	
t _{PHZ}	G ₁ or G ₂	Q _A thru Q _H	1.7	4.1	6			1.7	7	ns
t _{PLZ}			1.2	3.6	5.5			1.2	6.5	

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ Inactive-state setup time is also referred to as "recovery time".

NOTE 2: See General Information for load circuits and waveforms.

2
Data Sheets

2

Data Sheets

**SN54F323, SN74F323
8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS
WITH SYNCHRONOUS CLEAR AND 3-STATE OUTPUTS**

D2932, MARCH 1987

- Four Modes of Operation: Hold (Store), Shift Right, Shift Left, and Load Data
- Operates with Outputs Enabled or at High Impedance
- 3-State Outputs Drive Bus Lines Directly
- Can be Cascaded for N-Bit Word Lengths
- Synchronous Clear
- Applications:
 Stacked or Push-Down Registers, Buffer Storage, and Accumulator Registers
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

description


These eight-bit universal registers feature multiplexed I/O ports to achieve full eight-bit data handling in a single 20-pin package. Two function-select inputs and two output-control inputs can be used to choose the modes of operation listed in the function table.

Synchronous parallel loading is accomplished by taking both function-select lines S0 and S1 high.


This places the three-state outputs in a high-impedance state and permits data that is applied on the I/O ports to be clocked into the register. Reading out of the register can be accomplished while the outputs are enabled in any mode. Clearing occurs synchronously when CLR is low. Taking either of the output controls $\bar{G}1$ or $\bar{G}2$ high disables the outputs but this has no effect on clearing, shifting, or storage of data.

The SN54F323 is characterized for operation over the full military range of -55°C to 125°C . The SN74F323 is characterized for operation from 0°C to 70°C .

SN54F323 . . . J PACKAGE
SN74F323 . . . DW OR N PACKAGE
(TOP VIEW)



SN54F323 . . . FK PACKAGE
(TOP VIEW)



UNLESS OTHERWISE NOTED this document contains ADVANCE INFORMATION on new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.

SN54F323, SN74F323
8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS
WITH SYNCHRONOUS CLEAR AND 3-STATE OUTPUTS

ADVANCE
INFORMATION


FUNCTION TABLE

MODE	INPUTS							I/O PORTS								OUTPUTS		
	CLR	S1	S0	OUTPUT CONTROL		CLK	SL	SR	A/Q _A	B/Q _B	C/Q _C	D/Q _D	E/Q _E	F/Q _F	G/Q _G	H/Q _H	Q _A '	Q _H '
				$\bar{G}1$	$\bar{G}2$													
Clear	L	X	L	L	L	↑	X	X	L	L	L	L	L	L	L	L	L	L
	L	L	X	L	L	↑	X	X	L	L	L	L	L	L	L	L	L	L
	L	H	H	X	X	↑	X	X	X	X	X	X	X	X	X	X	X	X
Hold	H	L	L	L	L	X	X	X	Q _{A0}	Q _{B0}	Q _{C0}	Q _{D0}	Q _{E0}	Q _{F0}	Q _{G0}	Q _{H0}	Q _{A0}	Q _{H0}
	H	X	X	L	L	L	X	X	Q _{A0}	Q _{B0}	Q _{C0}	Q _{D0}	Q _{E0}	Q _{F0}	Q _{G0}	Q _{H0}	Q _{A0}	Q _{H0}
Shift Right	H	L	H	L	L	↑	X	H	H	Q _{An}	Q _{Bn}	Q _{Cn}	Q _{Dn}	Q _{En}	Q _{Fn}	Q _{Gn}	H	Q _{Gn}
	H	L	H	L	L	↑	X	L	L	Q _{An}	Q _{Bn}	Q _{Cn}	Q _{Dn}	Q _{En}	Q _{Fn}	Q _{Gn}	L	Q _{Gn}
Shift Left	H	H	L	L	L	↑	H	X	Q _{Bn}	Q _{Cn}	Q _{Dn}	Q _{En}	Q _{Fn}	Q _{Gn}	Q _{Hn}	H	Q _{Bn}	H
	H	H	L	L	L	↑	L	X	Q _{Bn}	Q _{Cn}	Q _{Dn}	Q _{En}	Q _{Fn}	Q _{Gn}	Q _{Hn}	L	Q _{Bn}	L
Load	H	H	H	X	X	↑	X	X	a	b	c	d	e	f	g	h	a	h

a . . . h = the level of the steady-state input at inputs A through H, respectively. These data are loaded into the flip-flops while the flip-flop outputs are isolated from the input/output terminals.


↑ When one or both output controls are high the eight input/output terminals are disabled to the high-impedance state; however, sequential operation or clearing of the register is not affected.

logic symbol[‡]



[‡]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



I/O PORTS NOT SHOWN:
 (6) C/Q_C (5) E/Q_E
 (14) D/Q_D (15) F/Q_F

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	-0.5 V to 7 V
Input voltage [†]	-1.2 V to 7 V
Input current	-30 mA to 5 mA
Voltage applied to any output in the disabled or power-off state	-0.5 V to 5.5 V
Voltage applied to any output in the high state	-0.5 V to V_{CC}
Current into any output in the low state: (Q_A' or Q_H')	40 mA
SN54F323 (Q_A thru Q_H)	40 mA
SN74F323 (Q_A thru Q_H)	48 mA
Operating free-air temperature range: SN54F323	-55°C to 125°C
SN74F323	0°C to 70°C
Storage temperature range	-65°C to 150°C

[†]The input voltage ratings may be exceeded provided the input current ratings are observed.

SN54F323, SN74F323
8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS
WITH SYNCHRONOUS CLEAR AND 3-STATE OUTPUTS

ADVANCE
INFORMATION

recommended operating conditions

		SN54F323			SN74F323			UNIT	
		MIN	NOM	MAX	MIN	NOM	MAX		
V _{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V	
V _{IH}	High-level input voltage	2			2			V	
V _{IL}	Low-level input voltage	0.8			0.8			V	
I _{IK}	Input clamp current	-18			-18			mA	
I _{OH}	High-level output current	Q _A ' or Q _H '		-1		-1		mA	
		Q _A thru Q _H		-3		-3			
I _{OL}	Low-level output current	Q _A ' or Q _H '		20		20		mA	
		Q _A thru Q _H		20		24			
T _A	Operating free-air temperature	-55		125		0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN54F323			SN74F323			UNIT
				MIN	TYP†	MAX	MIN	TYP†	MAX	
V _{IK}		V _{CC} = 4.5 V,,	I _I = -18 mA	-1.2			-1.2			V
V _{OH} †	Q _A ' or Q _H '	V _{CC} = 4.5 V	I _{OH} = -1 mA	2.5	3.4		2.5	3.4		V
	Q _A thru Q _H		I _{OH} = -1 mA	2.5	3.4		2.5	3.4		
			I _{OH} = -3 mA	2.4	3.3		2.4	3.3		
V _{OL}	Q _A ' or Q _H '	V _{CC} = 4.5 V	I _{OL} = 20 mA	0.3		0.5	0.3		0.5	V
	Q _A thru Q _H		I _{OL} = 20 mA	0.3		0.5				
			I _{OL} = 24 mA				0.35		0.5	
I _I	A thru H	V _{CC} = 5.5 V	V _I = 5.5 V	0.1			0.1			mA
	Any other		V _I = 7 V	1			1			
I _{IH} ‡	A thru H	V _{CC} = 5.5 V, V _I = 2.7 V		70			70			
	Any other			20			20			
I _{IL} ‡	A thru H	V _{CC} = 5.5 V, V _I = 0.5 V		-0.65			-0.65			mA
	S0 or S1			-1.2			-1.2			
	Any other			-0.6			-0.6			
I _{OS} §		V _{CC} = 5.5 V, V _O = 0		-60	-150		-60	-150		mA
I _{CC}		V _{CC} = 5.5 V, See Note 1		68	95		68	95		mA

† All typical values are at V_{CC} = 5 V, T_A = 25°C.

‡ For I/O ports (Q_A thru Q_H), the parameters I_{IH} and I_{IL} include the off-state output current.

§ No more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

¶ For the SN74F323 at V_{CC} = 4.75 V and I_{OH} = -1 mA to -3 mA, V_{OH} min = 2.7 V.

NOTE 1: I_{CC} is measured with $\bar{C}1$, $\bar{C}2$, and CLK at 4.5 V.

timing requirements over recommended operating free-air temperature range (see Note 2)

PARAMETER			V _{CC} = 5 V, T _A = 25°C		V _{CC} = 4.5 V to 5.5 V, T _A = MIN to MAX†				UNIT
			'F323		SN54F323		SN74F323		
			MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency		0	70			0	70	MHz
t _{su}	Setup time before CLK↑	S0 or S1 high or low	8.5				8.5		ns
t _h	Hold time after CLK↑	S0 or S1 high or low	0				0		ns
t _{su}	Setup time before CLK↑	A/Q _A thru H/Q _H , SR, or SL high or low	5				5		ns
t _h	Hold time after CLK↑	A/Q _A thru H/Q _H , SR, or SL high or low	2				2		ns
t _{su}	Setup time before CLK↑	$\overline{\text{CLR}}$ high or low	10				10		ns
t _h	Hold time after CLK↑	$\overline{\text{CLR}}$ high or low	0				0		ns
t _w	Pulse duration		7				7		ns

switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = MIN to MAX†			UNIT	
			'F323			SN54F323		SN74F323		
			MIN	TYP	MAX	MIN	MAX	MIN		MAX
f _{max}			70	100			70		MHz	
t _{PLH}	CLK	Q _A ' or Q _H '	3.2	6.6	9			3.2	10	ns
t _{PHL}			2.7	6.1	8.5			2.7	9.5	
t _{PLH}			3.2	6.6	9			3.2	10	
t _{PHL}	CLK	Q _A thru Q _H	4.2	8.1	11			4.2	12	ns
t _{PZH}			2.7	5.6	8			2.7	9	
t _{PZL}			3.2	6.6	10			3.2	11	
t _{PHZ}	$\overline{\text{G}}1$ or $\overline{\text{G}}2$	Q _A thru Q _H	1.7	4.1	6			1.7	7	ns
t _{PLZ}			1.2	3.6	5.5			1.2	6.5	

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 2: See General Information for load circuits and waveforms.

2

Data Sheets

- Shifts 4-Bits of Data to 0, 1, 2 or 3 Places Under Control of Two Select Lines
- Three-State Outputs for Bus Organized Systems
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

description


This device is operationally equivalent to a 4-input multiplexer with the inputs connected so that the select code causes shifts of the data word. This makes it possible to perform shifts of 0, 1, 2, or 3 places on words of any length, with suitable interconnection.

A 7-bit data word is introduced at the D inputs and is shifted according to the code applied to the select inputs S0 and S1. Y0 through Y3 are 3-state outputs controlled by an output enable, OE. When OE is low, the outputs follow the selected data inputs; when OE is high, the outputs are in a high-impedance state. This feature allows shifters to be cascaded on the same output lines or to a common bus. The shift function can be logical with zeroes pulled in at either or both ends of the shifting field, arithmetic with the sign bit repeated during a shift down, or end-around with the data word forming a continuous loop.


FUNCTION TABLE

INPUTS			OUTPUTS			
OE	S1	S0	Y0	Y1	Y2	Y3
H	X	X	Z	Z	Z	Z
L	L	L	D0	D1	D2	D3
L	L	H	D-1	D0	D1	D2
L	H	L	D-2	D-1	D0	D1
L	H	H	D-3	D-2	D-1	D0

**SN54F350 . . . J PACKAGE
SN74F350 . . . D OR N PACKAGE
(TOP VIEW)**



**SN54F350 . . . FK PACKAGE
(TOP VIEW)**



NC—No internal connection


logic equations

$$\begin{aligned}
 Y0 &= \overline{S0} \overline{S1} D0 + S0 \overline{S1} D-1 + \overline{S0} S1 D-2 + S0 S1 D-3 \\
 Y1 &= \overline{S0} \overline{S1} D1 + S0 \overline{S1} D0 + \overline{S0} S1 D-1 + S0 S1 D-2 \\
 Y2 &= \overline{S0} \overline{S1} D2 + S0 \overline{S1} D1 + \overline{S0} S1 D0 + S0 S1 D-1 \\
 Y3 &= \overline{S0} \overline{S1} D3 + S0 \overline{S1} D2 + \overline{S0} S1 D1 + S0 S1 D0
 \end{aligned}$$

SN54F350, SN74F350
4-BIT SHIFTER WITH 3-STATE OUTPUTS


**ADVANCE
 INFORMATION**

logic symbol†



†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, and N packages.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	-0.5 V to 7 V
Input voltage‡	-1.2 V to 7 V
Input current	-30 mA to 5 mA
Voltage applied to any output in the disabled or power-off state	-0.5 V to 5.5 V
Voltage applied to any output in the high state	-0.5 V to V_{CC}
Current into any output in the low state: SN54F350	40 mA
SN74F350	48 mA
Operating free-air temperature range: SN54F350	-55°C to 125°C
SN74F350	0°C to 70°C
Storage temperature range	-65°C to 150°C

‡The input voltage ratings may be exceeded provided the input current ratings are observed.

recommended operating conditions

		SN54F350			SN74F350			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V _{IH}	High-level input voltage	2			2			V
V _{IL}	Low-level input voltage			0.8			0.8	V
I _{IK}	Input clamp current			-18			-18	mA
I _{OH}	High-level output current			-3			-3	mA
I _{OL}	Low-level output current			20			20	mA
T _A	Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54F350		SN74F350		UNIT	
			MIN	TYP [‡]	MAX	MIN		TYP [‡]
V _{IK}	V _{CC} = 4.5 V,	I _I = -18 mA			-1.2		-1.2	V
V _{OH} [†]	V _{CC} = 4.5 V,	I _{OH} = -1 mA	2.5	3.4	2.5	3.4		V
		I _{OH} = -3 mA	2.4	3.3	2.4	3.3		
V _{OL}	V _{CC} = 4.5 V,	I _{OL} = 20 mA		0.30	0.5			V
		I _{OL} = 24 mA				0.35	0.5	
I _{OZH}	V _{CC} = 5.5 V,	V _O = 2.7 V			50		50	μA
I _{OZL}	V _{CC} = 5.5 V,	V _O = 0.5 V			-50		-50	μA
I _I	V _{CC} = 5.5 V,	V _I = 7 V			0.1		0.1	mA
I _{IH}	V _{CC} = 5.5 V,	V _I = 2.7 V			20		20	μA
I _{IL}	V _{CC} = 5.5 V,	V _I = 0.5 V			-1.2		-1.2	mA
I _{OS} [§]	V _{CC} = 5.5 V,	V _O = 0	-60		-150	-60	-150	mA
I _{CC} H	V _{CC} = 5.5 V,	Outputs high	22	35	22	35		mA
I _{CC} L		Outputs low	27	41	27	41		
I _{CC} Z		Outputs off	26	42	26	42		

switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = MIN to MAX [†]			UNIT	
			'F350			SN54F350		SN74F350		
			MIN	TYP	MAX	MIN	MAX	MIN		MAX
t _{PLH}	Data	Any Y	2.2	4.1	6			2.2	7	ns
t _{PHL}	Any D	Any Y	1.7	3.6	5.5			1.7	6.5	
t _{PLH}	S0, S1	Any Y	3.2	7.4	10			3.2	11	ns
t _{PHL}			2.2	6.1	8.5			2.2	9.5	
t _{PZH}	OE	Any Y	1.7	4.6	7			1.7	8	ns
t _{PZL}			3.2	6.6	9			3.2	10	
t _{PHZ}	OE	Any Y	1.2	3.5	5.5			1.2	6.5	ns
t _{PLZ}			1.2	3.6	5.5			1.2	6.5	

[†] For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

[‡] All typical values are at V_{CC} = 5 V, T_A = 25°C.

[§] Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.

[¶] For the SN74F350 at V_{CC} = 4.75 V and I_{OH} = -1 mA to -3 mA, V_{OH} min = 2.7 V.

NOTE 1: See General Information for load circuits and waveforms.

2

Data Sheets

SN54F352, SN74F352 DUAL 4-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS

D2932, MARCH 1987

- Inverting Versions of SN54F153 and SN74F153
- Permits Multiplexing from N Lines to 1 Line
- Performs Parallel-to-Serial Conversion
- Strobe (Enable) Line Provided for Cascading (N Lines to n Lines)
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

description

Each of these data selectors/multiplexers contains inverters and drivers to supply fully complementary binary decoding data selection to the AND-OR-invert gates. Separate strobe inputs (\bar{G}) are provided for each of the two four-line sections.


The SN54F352 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74F352 is characterized for operation from 0°C to 70°C .

FUNCTION TABLE


SELECT INPUTS		DATA INPUTS				STROBE \bar{G}	OUTPUT Y
B	A	C0	C1	C2	C3		
X	X	X	X	X	X	H	H
L	L	L	X	X	X	L	H
L	L	H	X	X	X	L	L
L	H	X	L	X	X	L	H
L	H	X	H	X	X	L	L
H	L	X	X	L	X	L	H
H	L	X	X	H	X	L	L
H	H	X	X	X	L	L	H
H	H	X	X	X	H	L	L

Select inputs A and B are common to both sections.

SN54F352 . . . J PACKAGE
SN74F352 . . . D OR N PACKAGE
(TOP VIEW)




SN54F352 . . . FK PACKAGE
(TOP VIEW)



NC—No internal connection

logic symbol†



†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, and N packages.

2
Data Sheets

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**


POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

Copyright © 1987, Texas Instruments Incorporated

2-167

SN54F352, SN74F352
DUAL 4-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS

logic diagram (positive logic)



Pin numbers shown are for D, J, and N packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	-0.5 V to 7 V
Input voltage [†]	-1.2 V to 7 V
Input current	-30 mA to 5 mA
Voltage applied to any output in the high state	-0.5 V to V_{CC}
Current into any output in the low state	40 mA
Operating free-air temperature range: SN54F352	-55°C to 125°C
SN74F352	0°C to 70°C
Storage temperature range	-65°C to 150°C

[†]The input voltage ratings may be exceeded provided the input current ratings are observed.

2
Data Sheets

SN54F352, SN74F352 DUAL 4-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS

recommended operating conditions

		SN54F352			SN74F352			UNIT	
		MIN	NOM	MAX	MIN	NOM	MAX		
V _{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V	
V _{IH}	High-level input voltage	2			2			V	
V _{IL}	Low-level input voltage				0.8			V	
I _{IK}	Input clamp current				-18			mA	
I _{OH}	High-level output current				-1			mA	
I _{OL}	Low-level output current				20			mA	
T _A	Operating free-air temperature	-55			125			0	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54F352			SN74F352			UNIT
		MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	
V _{IK}	V _{CC} = 4.5 V, I _I = -18 mA	-1.2			-1.2			V
V _{OH} [†]	V _{CC} = 4.5 V, I _{OH} = -1 mA	2.5	3.4		2.5	3.4		V
V _{OL}	V _{CC} = 4.5 V, I _{OL} = 20 mA	0.30		0.5	0.30		0.5	V
I _I	V _{CC} = 5.5 V, V _I = 7 V				0.1			mA
I _{IH}	V _{CC} = 5.5 V, V _I = 2.7 V				20			μA
I _{IL}	V _{CC} = 5.5 V, V _I = 0.5 V				-0.6			mA
I _{OS} [§]	V _{CC} = 5.5 V, V _O = 0	-60		-150	-60		-150	mA
I _{CCH}	V _{CC} = 5.5 V	9.3		14	9.3		14	mA
I _{CCL}	V _{CC} = 5.5 V	13.3		20	13.3		20	mA

switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R _L = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R _L = 500 Ω, T _A = MIN to MAX [†]				UNIT
			F352			SN54F352		SN74F352		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	A or B	Y	2.7	7.6	11	2.2	14	2.2	12.5	ns
t _{PHL}			2.2	6.1	8.5	1.7	11	1.7	9.5	
t _{PLH}	C	Y	1.7	4.1	6	1.2	8	1.2	7	ns
t _{PHL}			2.2	4.6	7	1.7	9	1.7	8	
t _{PLH}	Data (Any C)	Y	1.7	4.8	7	1.2	9	1.2	8	ns
t _{PHL}			1	2.1	3.5	1	5	1	4	

[†] For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

[‡] All typical values are at V_{CC} = 5 V, T_A = 25°C.

[§] Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.

[¶] For the SN74F352 at V_{CC} = 4.75 V and I_{OH} = -1 mA, V_{OH} min = 2.7 V.

NOTE 1: See General Information for load circuits and waveforms.

2

Data Sheets

2


Data Sheets

SN54F353, SN74F353 DUAL 1-OF-4 DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS


D2932, MARCH 1987

- Inverting Versions of SN54F253 and SN74F253
- Permits Multiplexing from N Lines to 1 Line
- Performs Parallel-to-Serial Conversion
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

SN54F353 . . . J PACKAGE
SN74F353 . . . D OR N PACKAGE
(TOP VIEW)



SN54F353 . . . FK PACKAGE
(TOP VIEW)



NC—No internal connection

description

Each of these data selectors/multiplexers contains inverters and drivers to supply full binary decoding data selection to the AND-OR-invert gates. Separate strobe inputs (\bar{G}) are provided for each of the two four-line sections.

The three-state outputs can interface with and drive data lines of bus-organized systems. With all but one of the common outputs disabled (at a high-impedance state), the low-impedance of the single enabled output will drive the bus line to a high or low logic level. Each output has its own strobe (\bar{G}). The output is disabled when its strobe is high.


The SN54F353 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74F353 is characterized for operation from 0°C to 70°C .

FUNCTION TABLE

SELECT INPUTS		DATA INPUTS				STROBE	OUTPUT
B	A	C0	C1	C2	C3	\bar{G}	Y
X	X	X	X	X	X	H	Z
L	L	L	X	X	X	L	H
L	L	H	X	X	X	L	L
L	H	X	L	X	X	L	H
H	L	X	H	X	X	L	L
H	L	X	X	L	X	L	H
H	L	X	X	H	X	L	L
H	H	X	X	X	L	L	H
H	H	X	X	X	H	L	L

Select inputs A and B are common to both sections.

logic symbol†




†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, and N packages.

SN54F353, SN74F353 DUAL 1-OF-4 DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS

logic diagram (positive logic)



Pin numbers shown are for D, J, and N packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	-0.5 V to 7 V
Input voltage [†]	-1.2 V to 7 V
Input current	-30 mA to 5 mA
Voltage applied to any output in the disabled or power-off state	-0.5 V to 5.5 V
Voltage applied to any output in the high state	-0.5 V to V_{CC}
Current into any output in the low state: SN54F353	40 mA
SN74F353	48 mA
Operating free-air temperature range: SN54F353	-55°C to 125°C
SN74F353	0°C to 70°C
Storage temperature range	-65°C to 150°C

[†]The input voltage ratings may be exceeded provided the input current ratings are observed.

2

Data Sheets

SN54F353, SN74F353 DUAL 1-OF-4 DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS

recommended operating conditions

		SN54F353			SN74F353			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V _{IH}	High-level input voltage	2			2			V
V _{IL}	Low-level input voltage	0.8			0.8			V
I _{IK}	Input clamp current	-18			-18			mA
I _{OH}	High-level output current	-3			-3			mA
I _{OL}	Low-level output current	20			20			mA
T _A	Operating free-air temperature	-55			70			°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54F353		SN74F353		UNIT	
		MIN	TYP [‡] MAX	MIN	TYP [‡] MAX		
V _{IK}	V _{CC} = 4.5 V, I _I = -18 mA	-1.2		-1.2		V	
V _{OH} †	V _{CC} = 4.5 V	I _{OH} = -1 mA	2.5	3.4	2.5	3.4	V
		I _{OH} = -3 mA	2.4	3.3	2.4	3.3	
V _{OL}	V _{CC} = 4.5 V	I _{OL} = 20 mA	0.30		0.5		V
		I _{OL} = 24 mA			0.35	0.5	
I _{OZH}	V _{CC} = 5.5 V, V _O = 2.7 V	50		50		μA	
I _{OZL}	V _{CC} = 5.5 V, V _O = 0.5 V	-50		-50		μA	
I _I	V _{CC} = 5.5 V, V _I = 7 V	0.1		0.1		mA	
I _{IH}	V _{CC} = 5.5 V, V _I = 2.7 V	20		20		μA	
I _{IL}	V _{CC} = 5.5 V, V _I = 0.5 V	-0.6		-0.6		mA	
I _{OS} §	V _{CC} = 5.5 V, V _O = 0	-60	-150	-60	-150	mA	
I _{CCH} (see Note 1)	V _{CC} = 5.5 V, Condition A	9.3		14		mA	
I _{CCL}	V _{CC} = 5.5 V, Condition B	13.3		20			
I _{CCZ}	V _{CC} = 5.5 V, Condition C	15		23			

For conditions shown as MIN or MAX; use the appropriate value specified under Recommended Operating Conditions.

[‡] All typical values are at V_{CC} = 5 V, T_A = 25°C.

[§] Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.

[†] For the SN74F353 at V_{CC} = 4.75 V and I_{OH} = -1 mA to -3 mA, V_{OH} min = 2.7 V.

NOTE 1: I_{CC} is measured with the outputs open under the following conditions:

- A. All inputs grounded.
- B. Output control grounded, other inputs at 4.5 V.
- C. Output control at 4.5 V, other inputs grounded.

2

Data Sheets

SN54F353, SN74F353
DUAL 1-OF-4 DATA SELECTORS/MULTIPLEXERS
WITH 3-STATE OUTPUTS

switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = MIN to MAX†				UNIT
			'F353			SN54F353		SN74F353		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	A or B	Any Y	2.7	7.6	11	2.2	14	2.2	12.5	ns
t _{PHL}			2.2	6.1	8.5	1.7	11	1.7	9.5	
t _{PLH}	Data (Any C)	Any Y	1.7	4.8	7	1.2	9	1.2	8	ns
t _{PHL}			1	2.1	3.5	1	5	1	4	
t _{PZH}	G̅	Any Y	2.2	5.1	8	2.2	10.5	2.2	9	ns
t _{PZL}			2.7	5.6	8	2.2	10.5	2.2	9	
t _{PLZ}	G̅	Any Y	1.2	3.3	5	1.2	7	1	6	ns
t _{PHZ}			1.2	4	6	1	8	1	7	

† For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

NOTE 2: See General Information for load circuits and waveforms.

2

Data Sheets

- 8 Latches in a Single Package
- 3-State Bus-Driving True Outputs
- Full Parallel Access for Loading
- Buffered Control Inputs
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

description

These 8-bit latches feature three-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.


The eight latches of the 'F373 are transparent D-type latches. While the enable (C) is high the Q outputs will follow the data (D) inputs. When the enable is taken low, the Q outputs will be latched at the levels that were set up at the D inputs.

A buffered output-control input (\overline{OC}) can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly. The high-impedance third state and increased drive provide the capability to drive the bus lines in a bus-organized system without need for interface or pull-up components.


The output control \overline{OC} does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are off.

The SN54F373 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74F373 is characterized for operation from 0°C to 70°C .

SN54F373 ... J PACKAGE
SN74F373 ... DW OR N PACKAGE
(TOP VIEW)



SN54F373 ... FK PACKAGE
(TOP VIEW)




FUNCTION TABLE (EACH LATCH)

INPUTS				OUTPUT
\overline{OC}	ENABLE	C	D	Q
L	H	H	H	H
L	H	L	L	L
L	L	X	X	Q_0
H	X	X	X	Z

SN54F373, SN74F373
OCTAL D-TYPE TRANSPARENT LATCHES
WITH 3-STATE OUTPUTS


ADVANCE
INFORMATION

logic symbol†



†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



2

Data Sheets

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	-0.5 V to 7 V
Input voltage†	-1.2 V to 7 V
Input current	-30 mA to 5 mA
Voltage applied to any output in the disabled or power-off state	-0.5 V to 5.5 V
Voltage applied to any output in the high state	-0.5 V to V_{CC}
Current into any output in the low state: SN54F373	40 mA
SN74F373	48 mA
Operating free-air temperature range: SN54F373	-55°C to 125°C
SN74F373	0°C to 70°C
Storage temperature range	-65°C to 150°C

†The input voltage ratings may be exceeded provided the input current ratings are observed.

recommended operating conditions

	SN54F373			SN74F373			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC} Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH} High-level input voltage	2			2			V
V_{IL} Low-level input voltage			0.8			0.8	V
I_{IK} Input clamp current			-18			-18	mA
I_{OH} High-level output current			-3			-3	mA
I_{OL} Low-level output current			20			24	mA
T_A Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54F373			SN74F373			UNIT
			MIN	TYP [§]	MAX	MIN	TYP [§]	MAX	
V_{IK}	$V_{CC} = 4.5V$,	$I_I = -18 mA$			-1.2			-1.2	V
$V_{OH} \#$	$V_{CC} = 4.5V$	$I_{OH} = -1 mA$	2.5	3.4		2.5	3.4		V
		$I_{OH} = -3 mA$	2.4	3.3		2.4	3.3		
V_{OL}	$V_{CC} = 4.5V$	$I_{OL} = 20 mA$		0.30	0.5				V
		$I_{OL} = 24 mA$				0.35	0.5		
I_{OZH}	$V_{CC} = 5.5V$,	$V_O = 2.7V$			50			50	μA
I_{OZL}	$V_{CC} = 5.5V$,	$V_O = 0.5V$			-50			-50	μA
I_I	$V_{CC} = 5.5V$,	$V_I = 7V$			0.1			0.1	mA
I_{IH}	$V_{CC} = 5.5V$,	$V_I = 2.7V$			20			20	μA
I_{IL}	$V_{CC} = 5.5V$,	$V_I = 0.5V$			-0.6			-0.6	mA
$I_{OS} \dagger$	$V_{CC} = 5.5V$,	$V_O = 0$	-60		-150	-60		-150	mA
I_{CCZ}	$V_{CC} = 5.5V$,	See Note 1		38	55		38	55	mA

For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

[§] All typical values are at $V_{CC} = 5V$, $T_A = 25^\circ C$.

[†] Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.

[#] For the SN74F373 at $V_{CC} = 4.75V$ and $I_{OH} = -1 mA$ to $-3 mA$, $V_{OH} \text{ min} = 2.7V$.

NOTE 1: I_{CCZ} is measured with \overline{OC} at 4.5 V and all other inputs grounded.

2
Data Sheets

SN54F373, SN74F373
OCTAL D-TYPE TRANSPARENT LATCHES
WITH 3-STATE OUTPUTS

ADVANCE
INFORMATION

timing requirements

		$V_{CC} = 5\text{ V},$ $T_A = 25^\circ\text{C}$		$V_{CC} = 4.5\text{ V to }5.5\text{ V},$ $T_A = \text{MIN to MAX}^\dagger$			UNIT
		'F373		SN54F373		SN74F373	
		MIN	MAX	MIN	MAX	MIN	
t_{su}	Setup time, Data before Enable C \downarrow	2		2		2	ns
t_h	Hold time, Data before Enable C \downarrow	3		3		3	ns
t_w	Pulse duration, Enable C high	6		6		6	ns

switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5\text{ V},$ $C_L = 50\text{ pF},$ $R_1 = 500\ \Omega,$ $R_2 = 500\ \Omega,$ $T_A = 25^\circ\text{C}$			$V_{CC} = 4.5\text{ V to }5.5\text{ V},$ $C_L = 50\text{ pF},$ $R_1 = 500\ \Omega,$ $R_2 = 500\ \Omega,$ $T_A = \text{MIN to MAX}^\dagger$			UNIT	
			'F373			SN54F373		SN74F373		
			MIN	TYP	MAX	MIN	MAX	MIN		MAX
t_{PLH}	D	Q	2.2	4.9	7	2.2	8.5	2.2	8	ns
t_{PHL}			1.2	3.3	5	1.2	7	1.2	6	
t_{PLH}			C	Q	4.2	8.6	11.5	4.2	15	
t_{PHL}	2.2	4.8			7	2.2	8.5	2.2	8	
t_{PZH}	\overline{OC}	Q			1.2	4.6	11	1.2	13.5	1.2
t_{PZL}			1.2	5.2	7.5	1.2	10	1.2	8.5	
t_{PHZ}			\overline{OC}	Q	1.2	4.1	6.5	1.2	10	1.2
t_{PLZ}	1.2	3.4			6	1.2	7	1.2	6	

\dagger For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

NOTE 2: See General Information for load circuits and waveforms.

2
Data Sheets

- 8 D-Type Flip-Flops in a Single Package
- 3-State Bus-Driving True Outputs
- Full Parallel Access for Loading
- Buffered Control Inputs
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

description

These 8-bit flip-flops feature three-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.


The eight flip-flops of the 'F374 are edge-triggered D-type flip-flops. On the positive transition of the clock, the Q outputs will be set to the logic levels that were set up at the D inputs.

A buffered output-control input (\overline{OC}) can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly. The high-impedance third state and increased drive provide the capability to drive the bus lines in a bus-organized system without need for interface or pull-up components.


The output control does not affect the internal operations of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN54F374 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74F374 is characterized for operation from 0°C to 70°C .

SN54F374 . . . J PACKAGE
SN74F374 . . . DW OR N PACKAGE
(TOP VIEW)



SN54F374 . . . FK PACKAGE
(TOP VIEW)




FUNCTION TABLE (EACH FLIP-FLOP)

INPUTS			OUTPUT
\overline{OC}	CLK	D	Q
L	↑	H	H
L	↑	L	L
L	L	X	Q_0
H	X	X	Z

SN54F374, SN74F374
OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS

**ADVANCE
 INFORMATION**

logic symbol†




†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

2

Data Sheets

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	-0.5 V to 7 V
Input voltage†	-1.2 V to 7 V
Input current	-30 mA to 5 mA
Voltage applied to any output in the disabled or power-off state	-0.5 V to 5.5 V
Voltage applied to any output in the high state	-0.5 V to V_{CC}
Current into any output in the low state: SN54F374	40 mA
SN74F374	48 mA
Operating free-air temperature range: SN54F374	-55°C to 125°C
SN74F374	0°C to 70°C
Storage temperature range	-65°C to 150°C

†The input voltage ratings may be exceeded provided the input current ratings are observed.

recommended operating conditions

		SN54F374			SN74F374			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH}	High-level input voltage	2			2			V
V_{IL}	Low-level input voltage			0.8			0.8	V
I_{IK}	Input clamp current			-18			-18	mA
I_{OH}	High-level output current			-3			-3	mA
I_{OL}	Low-level output current			20			24	mA
T_A	Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54F374			SN74F374			UNIT	
		MIN	TYP [§]	MAX	MIN	TYP [§]	MAX		
V_{IK}	$V_{CC} = 4.5V, I_I = -18mA$			-1.2			-1.2	V	
$V_{OH}^{\#}$	$V_{CC} = 4.5V$	$I_{OH} = -1mA$		2.5	3.4	$I_{OH} = -1mA$		2.5	3.4
		$I_{OH} = -3mA$		2.4	3.3	$I_{OH} = -3mA$		2.4	3.3
V_{OL}	$V_{CC} = 4.5V$	$I_{OL} = 20mA$		0.3		$I_{OL} = 20mA$		0.35	
		$I_{OL} = 24mA$				$I_{OL} = 24mA$		0.5	
I_{OZH}	$V_{CC} = 5.5V, V_O = 2.7V$			50			50	µA	
I_{OZL}	$V_{CC} = 5.5V, V_O = 0.5V$			-50			-50	µA	
I_I	$V_{CC} = 5.5V, V_I = 7V$			0.1			0.1	mA	
I_{IH}	$V_{CC} = 5.5V, V_I = 2.7V$			20			20	µA	
I_{IL}	$V_{CC} = 5.5V, V_I = 0.5V$			-0.6			-0.6	mA	
I_{OS}^{\ddagger}	$V_{CC} = 5.5V, V_O = 0$	-60		-150	-60		-150	mA	
I_{CCZ}	$V_{CC} = 5.5V, \text{See Note 1}$		55	86		55	86	mA	

‡ For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

§ All typical values are at $V_{CC} = 5V, T_A = 25°C$.

† Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.

For the SN74F374 at $V_{CC} = 4.75V$ and $I_{OH} = -1mA$ to $-3mA, V_{OH} \text{ min} = 2.7V$.

NOTE 1: I_{CCZ} is measured with \overline{OC} at 4.5 V and the data inputs grounded.

2
Data Sheets

timing requirements

PARAMETER		V _{CC} = 5 V, T _A = 25°C		V _{CC} = 4.5 V to 5.5 V, T _A = MIN to MAX†				UNIT
		'F374		SN54F374		SN74F374		
		MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	0	100	0	60	0	70	MHz
t _{su}	Setup time before CLK†	Data high	2	2.5		2		ns
		Data low	2	2		2		
t _h	Hold time after CLK†	Data high	2	2		2		ns
		Data low	2	2.5		2		
t _w	Pulse duration	CLK high	7	7		7		ns
		CLK low	6	6		6		

switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = MIN to MAX†				UNIT
			'F374			SN54F374		SN74F374		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{max}			100			60			70	MHz
t _{PLH}	CLK	Q	3.2	6.1	8.5	3.2	10.5	3.2	10	ns
t _{PHL}			3.2	6.1	8.5	3.2	11	3.2	10	
t _{PZH}	0̄	Q	1.2	8.6	11.5	1.2	14	1.2	12.5	ns
t _{PZL}			1.2	5.4	7.5	1.2	10	1.2	8.5	
t _{PHZ}	0̄	Q	1.2	4.9	7	1.2	8	1.2	8	ns
t _{PLZ}			1.2	3.9	5.5	1.2	7.5	1.2	6.5	

† For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

NOTE 2: See General Information for load circuits and waveforms.

- Contains Eight D-Type Flip-Flops with Single-Rail Outputs
- Buffered Common Enable Input
- Applications Include:
Buffer/Storage Registers
Shift Register
Pattern Generators
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

description

The SN54F377 and SN74F377 are monolithic, positive-edge-triggered D-type flip-flops with a clock enable input. The 'F377 is similar to the 'F273, but features a common clock enable instead of a common clear.


Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse if the clock enable input \bar{G} is low. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the high or low level, the D input signal has no effect at the output. The circuits are designed to prevent false clocking by transitions at the \bar{G} input.

The SN54F377 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74F377 is characterized for operation from 0°C to 70°C .


FUNCTION TABLE (EACH FLIP-FLOP)

INPUTS			OUTPUT
\bar{G}	CLOCK	DATA	Q
H	X	X	Q_0
L	\uparrow	H	H
L	\uparrow	L	L
X	L	X	Q_0


SN54F377 . . . J PACKAGE
SN74F377 . . . D OR N PACKAGE



SN54F377 . . . FK PACKAGE




logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, and N packages.

logic diagram (positive logic)



Pin numbers shown are for D, J, and N packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	-0.5 V to 7 V
Input voltage [†]	-1.2 V to 7 V
Input current	-30 mA to 5 mA
Voltage applied to any output in the high state	-0.5 V to V_{CC}
Current into any output in the low state	40 mA
Operating free-air temperature range: SN54F377	-55°C to 125°C
SN74F377	0°C to 70°C
Storage temperature range	-65°C to 150°C

[†]The input voltage ratings may be exceeded provided the input current ratings are observed.

recommended operating conditions

	SN54F377			SN74F377			UNIT	
	MIN	NOM	MAX	MIN	NOM	MAX		
V_{CC} Supply voltage	4.5	5	5.5	4.5	5	5.5	V	
V_{IH} High-level input voltage	2			2			V	
V_{IL} Low-level input voltage			0.8			0.8	V	
I_{IK} Input clamp current			-18			-18	mA	
I_{OH} High-level output current			-1			-1	mA	
I_{OL} Low-level output current			20			20	mA	
T_A Operating free-air temperature			-55			0	70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	SN54F377			SN74F377			UNIT
		MIN	TYP‡	MAX	MIN	TYP‡	MAX	
V_{IK}	$V_{CC} = 4.5 \text{ V}$, $I_I = -18 \text{ mA}$	-1.2			-1.2			V
V_{OH}^\dagger	$V_{CC} = 4.5 \text{ V}$, $I_{OH} = -1 \text{ mA}$	2.5	3.4		2.7	3.4	V	
V_{OL}	$V_{CC} = 4.5 \text{ V}$, $I_{OL} = 20 \text{ mA}$	0.3			0.5			V
I_I	$V_{CC} = 5.5 \text{ V}$, $V_I = 7 \text{ V}$	0.1			0.1			mA
I_{IH}	$V_{CC} = 5.5 \text{ V}$, $V_I = 2.7 \text{ V}$	20			20			μA
I_{IL}	$V_{CC} = 5.5 \text{ V}$, $V_I = 0.5 \text{ V}$	-0.6			-0.6			mA
I_{OS}^\S	$V_{CC} = 5.5 \text{ V}$, $V_O = 0$	-60		-150	-60		-150	mA
I_{CCH}	$V_{CC} = 5.5 \text{ V}$, See Note 1	55			72			mA
I_{CCL}	$V_{CC} = 5.5 \text{ V}$, See Note 2	70			90			mA

timing requirements

			$V_{CC} = 5 \text{ V}$, $T_A = 25^\circ\text{C}$		$V_{CC} = \text{MIN to MAX}^\dagger$ $T_A = \text{MIN to MAX}^\dagger$				UNIT
			'F377		SN54F377		SN74F377		
			MIN	MAX	MIN	MAX	MIN	MAX	
f_{clock}	Clock frequency								MHz
t_{su}	Setup time before CLK†	Data high or low	2						ns
t_{h}	Hold time after CLK†	Data high or low	0						ns
t_{su}	Setup time before CLK†	\bar{C} high	2.5						ns
		\bar{C} low	3						
t_{h}	Hold time after CLK†	\bar{C} high or low	0						ns
t_{w}	Pulse duration	CLK low	4						ns

switching characteristics (see Note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5 \text{ V}$, $C_L = 50 \text{ pF}$, $R_L = 500 \Omega$, $T_A = 25^\circ\text{C}$			$V_{CC} = \text{MIN to MAX}^\dagger$, $C_L = 50 \text{ pF}$, $R_L = 500 \Omega$, $T_A = \text{MIN to MAX}^\dagger$				UNIT
			'F377			SN54F377		SN74F377		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f_{max}			125							MHz
t_{PLH}	CLK	Any Q	6.5							ns
t_{PHL}			7							

† For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

‡ All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^\circ\text{C}$

§ No more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.

¶ For the SN74F377 at $V_{CC} = 4.75 \text{ V}$ and $I_{OH} = -1 \text{ mA}$, $V_{OH} = 2.7 \text{ V}$.

- NOTES: 1. I_{CC} is measured after applying a momentary ground, then 4.5 V, to the clock input with all data inputs at 4.5 V and the enable input at ground.
 2. I_{CCL} is measured after applying a momentary ground, then 4.5 V, to the clock input with all data and enable inputs at ground.
 3. See General Information for load circuits and waveforms.

**2
Data Sheets**

2

Data Sheets

- Contains Six D-Type Flip-Flops with Single-Rail Outputs
- Buffered Common Enable Input
- Applications Include:
Buffer/Storage Registers
Shift Register
Pattern Generators
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

description

The SN54F378 and SN74F378 are positive-edge-triggered D-type flip-flops with a clock enable input. The 'F378 is similar to the 'F174, but features a common clock enable instead of a common clear.


Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse if the clock enable input \bar{G} is low. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the high or low level, the D input signal has no effect at the output.

The SN54F378 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74F378 is characterized for operation from 0°C to 70°C .


FUNCTION TABLE (EACH FLIP-FLOP)

INPUTS			OUTPUT
\bar{G}	CLOCK	DATA	Q
H	X	X	Q_0
L	\uparrow	H	H
L	\uparrow	L	L
X	L	X	Q_0

SN54F378 J PACKAGE
SN74F378 D OR N PACKAGE




SN54F378 . . . FK PACKAGE




NC—No internal connection

logic symbol†



†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, and N packages.

logic diagram



Pin numbers shown are for D, J, and N packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	-0.5 V to 7 V
Input voltage†	-1.2 V to 7 V
Input current	-30 mA to 5 mA
Voltage applied to any output in the high state	-0.5 V to V_{CC}
Current into any output in the low state	40 mA
Operating free-air temperature range: SN54F378	-55°C to 125°C
SN74F378	0°C to 70°C
Storage temperature range	-65°C to 150°C

†The input voltage ratings may be exceeded provided the input current ratings are observed.

recommended operating conditions

	SN54F378			SN74F378			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC} Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V _{IH} High-level input voltage	2			2			V
V _{IL} Low-level input voltage			0.8			0.8	V
I _{IK} Input clamp current			-18			-18	mA
I _{OH} High-level output current			-1			-1	mA
I _{OL} Low-level output current			20			20	mA
T _A Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54F378		SN74F378		UNIT		
		MIN	TYP [†]	MAX	MIN		TYP [†]	MAX
V _{IK}	V _{CC} = 4.5 V, I _I = -18 mA			-1.2		-1.2	V	
V _{OH} [‡]	V _{CC} = 4.5 V, I _{OH} = -1 mA	2.5	3.4		2.5	3.4	V	
V _{OL}	V _{CC} = 4.5 V, I _{OL} = 20 mA		0.3	0.5		0.3	0.5	V
I _I	V _{CC} = 5.5 V, V _I = 7 V			0.1			0.1	mA
I _{IH}	V _{CC} = 5.5 V, V _I = 2.7 V			20			20	μA
I _{IL}	V _{CC} = 5.5 V, V _I = 0.5 V			-0.6			-0.6	mA
I _{OS} [‡]	V _{CC} = 5.5 V, V _O = 0	-60		-150	-60		-150	mA
I _{CC}	V _{CC} = 5.5 V, See Note 1		30	45		30	45	mA

timing requirements

		V _{CC} = 5 V, T _A = 25°C		V _{CC} = 4.5 V to 5.5 V, T _A = MIN to MAX [§]				UNIT
		'F378		SN54F378		SN74F378		
		MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	0	80	0	70	0	80	MHz
t _{su}	Setup time before CLK [†]	Data high or low	4	5		4		ns
t _h	Hold time after CLK [†]	Data high or low	0	2		0		ns
t _{su}	Setup time before CLK [†]	\bar{G} high	4	4.5		4		ns
		\bar{G} low	10	13		10		
t _h	Hold time after CLK [†]	\bar{G} high or low	0	0		0		ns
		CLK high	4	5		4		
t _w	Pulse duration	CLK low	6	7.5		6		ns

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C.

[‡] Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.

[§] For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

[¶] For the SN74F378 at V_{CC} = 4.75 V and I_{OH} = -1 mA, V_{OH} min = 2.7 V.

NOTE 1: I_{CC} is measured with all outputs open, all data inputs and the enable input grounded, and the CLK inputs at 4.5 V after being momentarily grounded.

2
Data Sheets

switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R _L = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R _L = 500 Ω, T _A = MIN to MAX†				UNIT
			'F378			SN54F378		SN74F378		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f _{max}			80	100		70		80		MHz
t _{PLH}	CLK	Any Q	2.2	5.1	7.5	2.2	10	2.2	8.5	ns
t _{PHL}			2.7	5.6	8.5	2.7	10.5	2.7	9.5	

† For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

NOTE 2: See General Information for load circuits and waveforms.

- Contains Four D-Type Flip-Flops with Double-Rail Outputs
- Buffered Common Enable Input
- Applications Include:
Buffer/Storage Registers
Pattern Generators
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

description

The SN54F379 and SN74F379 are monolithic, positive-edge-triggered D-type flip-flops with a clock enable input. The 'F379 is similar to the 'F175, but features a common clock enable instead of a common clear.

Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse if the clock enable input \bar{G} is low. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the high or low level, the D input signal has no effect at the output.


The SN54F379 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74F379 is characterized for operation from 0°C to 70°C .

FUNCTION TABLE (EACH FLIP-FLOP)

INPUTS			OUTPUT	
\bar{G}	CLOCK	DATA	Q	\bar{Q}
H	X	X	Q_0	\bar{Q}_0
L	↑	H	H	L
L	↑	L	L	H
X	L	X	Q_0	\bar{Q}_0


**SN54F379 . . . J PACKAGE
SN74F379 . . . D OR N PACKAGE**

(TOP VIEW)




SN54F379 . . . FK PACKAGE

(TOP VIEW)



NC—No internal connection


logic symbol†



†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, and N packages.

logic diagram (positive logic)



Pin numbers shown are for D, J, and N packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	-0.5 V to 7 V
Input voltage [†]	-1.2 V to 7 V
Input current	-30 mA to 5 mA
Voltage applied to any output in the high state	-0.5 V to V_{CC}
Current into any output in the low state	40 mA
Operating free-air temperature range: SN54F379	-55°C to 125°C
SN74F379	0°C to 70°C
Storage temperature range	-65°C to 150°C

[†]The input voltage ratings may be exceeded provided the input current ratings are observed.

recommended operating conditions

		SN54F379			SN74F379			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V _{IH}	High-level input voltage	2			2			V
V _{IL}	Low-level input voltage			0.8			0.8	V
I _{IK}	Input clamp current			-18			-18	mA
I _{OH}	High-level output current			-1			-1	mA
I _{OL}	Low-level output current			20			20	mA
T _A	Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54F379			SN74F379			UNIT
		MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	
V _{IK}	V _{CC} = 4.5 V, I _I = -18 mA			-1.2			-1.2	V
V _{OH} [†]	V _{CC} = 4.5 V, I _{OH} = -1 mA	2.5	3.4		2.5	3.4		V
V _{OL}	V _{CC} = 4.5 V, I _{OL} = 20 mA		0.3	0.5		0.3	0.5	V
I _I	V _{CC} = 5.5 V, V _I = 7 V			0.1			0.1	mA
I _{IH}	V _{CC} = 5.5 V, V _I = 2.7 V			20			20	μA
I _{IL}	V _{CC} = 5.5 V, V _I = 0.5 V			-0.6			-0.6	mA
I _{OS} [§]	V _{CC} = 5.5 V, V _O = 0	-60		-150	-60		-150	mA
I _{CC}	V _{CC} = 5.5 V, See Note 1		28	40		28	40	mA

timing requirements

		V _{CC} = 5 V, T _A = 25°C		V _{CC} = 4.5 V to 5.5 V, T _A = MIN to MAX [†]				UNIT
		'F379		SN54F379		SN74F379		
		MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	0	100			0	100	MHz
t _{su}	Setup time before CLK [†]	Data high or low	3			3		ns
t _h	Hold time after CLK [†]	Data high or low	1			1		ns
t _{su}	Setup time before CLK [†]	\bar{G} high or low	6			6		ns
t _h	Hold time after CLK [†]	\bar{G} high or low	0			0		ns
t _w	Pulse duration	CLK high	4			4		ns
		CLK low	5			5		

[†] For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

[‡] All typical values are at V_{CC} = 5 V, T_A = 25°C.

[§] Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.

[†] For the SN74F379 at V_{CC} = 4.75 V and I_{OH} = -1 mA, V_{OH} min = 2.7 V.

NOTE 1: I_{CC} is measured with all outputs open, all data inputs and the enable input grounded, and the CLK input at 4.5 V after being momentarily grounded.

**SN54F379, SN74F379
QUADRUPLE D-TYPE FLIP-FLOPS WITH CLOCK ENABLE**

**ADVANCE
INFORMATION**

switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R _L = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R _L = 500 Ω, T _A = MIN to MAX†			UNIT	
			'F379			SN54F379		SN74F379		
			MIN	TYP	MAX	MIN	MAX	MIN		MAX
t _{max}			100	140			100		MHz	
t _{PLH}	CLK	Q or \bar{Q}	3.2	4.6	6.5			3.2	7.5	ns
t _{PHL}			4.2	6.1	8.5			4.2	9.5	

† For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.


NOTE 2: See General Information for load circuits and waveforms.

- Fully Parallel 4-Bit ALUs in 20-Pin Package
- Ideally Suited for High-Density Economical Processors
- \bar{G} and \bar{P} Outputs for Look-Ahead Carry Cascading
- Arithmetic and Logic Operations Selected Specifically to Simplify System Implementation:
 - A Minus B
 - B Minus A
 - A Plus B
 - and Five Other Functions
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability


PIN DESIGNATIONS

DESIGNATION	PIN NOS.	FUNCTION
A3, A2, A1, A0	17, 19, 1, 3	WORD A INPUTS
B3, B2, B1, B0	16, 18, 2, 4	WORD B INPUTS
S2, S1, S0	7, 6, 5	FUNCTION-SELECT INPUTS
C_n	15	CARRY INPUT FOR ADDITION, INVERTED CARRY INPUT FOR SUBTRACTION
F3, F2, F1, F0	12, 11, 9, 8	FUNCTION OUTPUTS
\bar{P}	14	ACTIVE-LOW CARRY PROPAGATE OUTPUT
\bar{G}	13	ACTIVE-LOW CARRY GENERATE OUTPUT
V _{CC}	20	SUPPLY VOLTAGE
GND	10	GROUND

SN54F381 . . . J PACKAGE
SN74F381 . . . DW OR N PACKAGE
(TOP VIEW)



SN54F381 . . . FK PACKAGE
(TOP VIEW)



FUNCTION TABLE

SELECTION	ARITHMETIC/LOGIC OPERATION		
S2	S1	S0	OPERATION
L	L	L	CLEAR
L	L	H	B MINUS A
L	H	L	A MINUS B
L	H	H	A PLUS B
H	L	L	A ⊕ B
H	L	H	A + B
H	H	L	AB
H	H	H	PRESET

H = high level, L = low level

description

The SN54F381 and SN74F381 are arithmetic logic units (ALU)/function generators that perform eight binary arithmetic/logic operations on two 4-bit words as shown in the function table. The exclusive-OR, AND, and OR functions of the two Boolean variables are provided without the use of external circuits. In addition, the outputs can be cleared (low) or preset (high) as desired. The 'F381 provides two cascade outputs (\bar{P} and \bar{G}) for expansion utilizing 'AS182 look-ahead carry generators.

The SN54F381 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74F381 is characterized for operation from 0°C to 70°C.

function table

Certain differences exist in the \bar{G} and \bar{P} function table compared with similar parts from other technologies. No differences exist in the arithmetic modes (B minus A, A minus B, and A plus B), where these outputs perform valuable cascade functions. There are slight differences in the other modes (CLEAR, A + B, $A \oplus B$, AB, and PRESET), in which these outputs are strictly "don't care." There are no functional differences between 'F381 parts built by Texas Instruments and Fairchild.


This function table is a condensed version and assumes for A_n that A0, A1, A2, and A3 inputs all agree and for B_n that B0, B1, B2, and B3 inputs all agree. This table is intended to point out the response of these \bar{G} and \bar{P} outputs in all modes of operation to facilitate incoming inspection.

FUNCTION TABLE


ARITHMETIC/LOGIC OPERATION	INPUTS						OUTPUTS				\bar{G}	\bar{P}			
	S2	S1	S0	C_n	A_n	B_n	F3	F2	F1	F0					
CLEAR	L	L	L	X	X	X	L	L	L	L	L	L	L		
B MINUS A	L	L	H	L	L	L	H	H	H	H	H	H	L		
				L	L	H	H	H	H	H	H	H	L	L	
				L	H	L	L	L	L	L	L	L	L	H	H
				L	H	H	H	H	H	H	H	H	H	H	L
				L	L	L	L	L	L	L	L	L	L	H	L
				L	L	H	H	H	H	H	H	H	H	L	L
				L	H	L	L	L	L	L	L	L	L	H	H
				L	H	H	H	H	H	L	L	L	L	H	L
A MINUS B	L	H	L	L	L	L	H	H	H	H	H	H	L		
				L	L	H	L	L	L	L	L	L	H	L	
				L	H	L	H	H	H	H	H	H	L	L	
				L	H	H	H	H	H	H	H	H	H	L	L
				L	L	L	L	L	L	L	L	L	L	H	L
				L	L	H	L	L	L	L	L	L	L	H	H
				L	H	L	L	L	L	L	L	L	L	L	L
				L	H	H	H	H	H	L	L	L	L	H	L
A PLUS B	L	H	H	L	L	L	L	L	L	L	L	H	H		
				L	L	H	H	H	H	H	H	H	H	L	
				L	H	L	H	H	H	H	H	H	H	L	
				L	H	H	H	H	H	H	H	H	H	L	
				L	L	L	L	L	L	L	L	L	L	H	L
				L	L	H	L	L	L	L	L	L	L	H	L
				L	H	L	L	L	L	L	L	L	L	H	L
				L	H	H	H	H	H	H	H	H	H	L	L
$A \oplus B$	H	L	L	X	L	L	L	L	L	L	L	H	H		
				X	L	H	H	H	H	H	H	H	H	L	
				X	H	L	H	H	H	H	H	H	H	L	
				X	H	H	L	L	L	L	L	L	L	L	
A + B	H	L	H	X	L	L	L	L	L	L	L	H	H		
				X	H	L	H	H	H	H	H	H	H	L	
				X	H	H	H	H	H	H	H	H	H	L	
AB	H	H	L	X	L	L	L	L	L	L	L	L	L		
				X	L	H	L	L	L	L	L	L	H	H	
				X	H	L	L	L	L	L	L	L	L	L	
				X	H	H	H	H	H	H	H	H	H	L	
PRESET	H	H	H	X	L	L	H	H	H	H	H	H	H		
				X	L	H	H	H	H	H	H	H	H	L	
				X	H	L	H	H	H	H	H	H	H	L	
				X	H	H	H	H	H	H	H	H	H	L	

2 Data Sheets

logic diagram (positive logic)



logic symbol†



†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC	-0.5 V to 7 V
Input voltage‡	-1.2 V to 7 V
Input current	-30 mA to 5 mA
Voltage applied to any output in the high state	-0.5 V to VCC
Current into any output in the low state	40 mA
Operating free-air temperature range: SN54F381	-55°C to 125°C
SN74F381	0°C to 70°C
Storage temperature range	-65°C to 150°C

‡The input voltage ratings may be exceeded provided the input current ratings are observed.

recommended operating conditions

	SN54F381			SN74F381			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
VCC Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V _{IH} High-level input voltage	2			.2			V
V _{IL} Low-level input voltage	0.8			0.8			V
I _{IK} Input clamp current	-18			-18			mA
I _{OH} High-level output current	-1			-1			mA
I _{OL} Low-level output current	20			20			mA
T _A Operating free-air temperature	-55	125		0	70		°C

2

Data Sheets

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54F381			SN74F381			UNIT
		MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	
V _{IK}	V _{CC} = 4.5 V, I _I = -18 mA			-1.2			-1.2	V
V _{OH} [†]	V _{CC} = 4.5 V, I _{OH} = -1 mA	2.5	3.4		2.5	3.4		V
V _{OL}	V _{CC} = 4.5 V, I _{OL} = 20 mA		0.3	0.5		0.3	0.5	V
I _I	V _{CC} = 5.5 V, V _I = 7 V			0.1			0.1	mA
I _{IH}	V _{CC} = 5.5 V, V _I = 2.7 V			20			20	μA
I _{IL}	V _{CC} = 5.5 V, V _I = 0.5 V	Any A or B		-2.4	-2.4			mA
		Any S		-0.6	-0.6			
		C _n		-2.4	-2.4			
I _{OS} [§]	V _{CC} = 5.5 V, V _O = 0		-60	-150		-60	-150	mA
I _{CC}	V _{CC} = 5.5 V, See Note 1		59	89		59	89	mA

switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R _L = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R _L = 500 Ω, T _A = MIN to MAX [†]				UNIT
			F381			SN54F381		SN74F381		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	C _n	Any F	5.6							ns
t _{PHL}			4.1							
t _{PLH}	Any A or B	Any F	6.6							ns
t _{PHL}			5.6							
t _{PLH}	S0, S1, S2	Any F	8.6							ns
t _{PHL}			7.1							
t _{PLH}	Any A or B	\bar{G}	6.1							ns
t _{PHL}			5.6							
t _{PLH}	Any A or B	\bar{P}	5.1							ns
t _{PHL}			5.6							
t _{PLH}	S0, S1, S2	\bar{G} or \bar{P}	7.1							ns
t _{PHL}			8.1							

[†]For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

[‡]All typical values are at V_{CC} = 5 V, T_A = 25°C.

[§]Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.

^{††}For the SN74F381 at V_{CC} = 4.75 V and I_{OH} = -1 mA, V_{OH} min = 2.7 V.

NOTES: 1. I_{CC} is measured with all outputs open, S0, S1 and S2 grounded, and all other inputs at 4.5V.

2. See General Information for load circuits and waveforms.

2


Data Sheets

- Fully Parallel 4-Bit ALUs in 20-Pin Package
- Ideally Suited for High-Density Economical Processors
- Ripple Carry ($C_n + 4$ and Overflow (OVR) Outputs
- Arithmetic and Logic Operations Selected Specifically to Simplify System Implementation:
 - A Minus B
 - B Minus A
 - A Plus B
 - and Five Other Functions
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability


PIN DESIGNATIONS

DESIGNATION	PIN NOS.	FUNCTION
A3, A2, A1, A0	17, 19, 1, 3	WORD A INPUTS
B3, B2, B1, B0	16, 18, 2, 4	WORD B INPUTS
S2, S1, S0	7, 6, 5	FUNCTION-SELECT INPUTS
C_n	15	CARRY INPUT FOR ADDITION, INVERTED CARRY INPUT FOR SUBTRACTION
F3, F2, F1, F0	12, 11, 9, 8	FUNCTION OUTPUTS
$C_n + 4$	14	RIPPLE-CARRY OUTPUT
OVR	13	OVERFLOW OUTPUT
VCC	20	SUPPLY VOLTAGE
GND	10	GROUND

SN54F382 . . . J PACKAGE
SN74F382 . . . DW OR N PACKAGE
(TOP VIEW)



SN54F382 . . . FK PACKAGE
(TOP VIEW)



FUNCTION TABLE

SELECTION			ARITHMETIC/LOGIC OPERATION
S2	S1	S0	OPERATION
L	L	L	CLEAR
L	L	H	B MINUS A
L	H	L	A MINUS B
L	H	H	A PLUS B
H	L	L	A \oplus B
H	L	H	A + B
H	H	L	AB
H	H	H	PRESET

H = high level, L = low level

description

The SN54F382 and SN74F382 are arithmetic logic units (ALU)/function generators that perform eight binary arithmetic/logic operations on two 4-bit words as shown in the function table. The exclusive-OR, AND, and OR functions of the two Boolean variables are provided without the use of external circuits. In addition, the outputs can be cleared (low) or preset (high) as desired. The 'F382 provides a $C_n + 4$ output to ripple the carry to the C_n input of the next stage. The 'F382 detects and indicates the two's complement overflow condition via the OVR output. The overflow output is logically equivalent to $C_n + 3 \oplus C_n + 4$. When the 'F382 is cascaded to handle word lengths longer than four bits in length, only the most significant overflow (OVR) output is used.

The SN54F382 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74F382 is characterized for operation from 0°C to 70°C .

function table

Certain differences exist in the OVR and C_n+4 function table compared with similar parts from other technologies and other vendors. No differences exist in the arithmetic modes (B minus A, A minus B, and A plus B), where these outputs perform valuable cascade functions. There are slight differences in the other modes (CLEAR, A + B, $A \oplus B$, AB, and PRESET), in which these outputs are strictly "don't care." There are no functional differences between 'F382 parts built by Texas Instruments and Fairchild.


This function table is a condensed version and assumes for A_n that A0, A1, A2, and A3 inputs all agree and for B_n that B0, B1, B2, and B3 inputs all agree. This table is intended to point out the response of these OVR and C_n+4 outputs in all modes of operation to facilitate incoming inspection.

FUNCTION TABLE


ARITHMETIC/LOGIC OPERATION	INPUTS						OUTPUTS				OVR	C_n+4			
	S2	S1	S0	C_n	A_n	B_n	F3	F2	F1	F0					
CLEAR	L	L	L	X	X	X	L	L	L	L	H	H			
B MINUS A	L	L	H	L	L	L	H	H	H	H	L	L			
				L	L	H	H	H	H	L	L	L	L		
				L	H	L	L	L	L	L	L	L	L	L	
				L	H	H	H	H	H	H	H	H	L	L	
				H	L	L	L	L	L	L	L	L	L	H	
				H	L	H	H	H	H	H	H	H	H	L	L
				H	H	L	L	L	L	L	L	L	L	L	L
				H	H	H	H	H	H	L	L	L	L	L	H
A MINUS B	L	H	L	L	L	L	H	H	H	H	L	L			
				L	L	H	L	L	L	L	L	L	L		
				L	H	L	L	H	H	H	H	L	L	H	
				L	H	H	H	H	H	H	H	L	L	L	
				H	L	L	L	L	L	L	L	L	L	L	
				H	L	H	H	L	L	L	L	L	L	L	H
				H	H	L	L	L	L	L	L	L	L	L	H
				H	H	H	H	H	H	L	L	L	L	L	H
A PLUS B	L	H	H	L	L	L	L	L	L	L	L	L			
				L	L	H	H	H	H	H	H	L	L		
				L	H	L	L	L	L	L	L	L	L	L	
				L	H	H	H	H	H	H	H	L	L	H	
				H	L	L	L	L	L	L	L	L	L	L	
				H	L	H	L	L	L	L	L	L	L	L	H
				H	H	L	L	L	L	L	L	L	L	L	H
				H	H	H	H	H	H	H	H	H	H	L	H
$A \oplus B$	H	L	L	X	L	L	L	L	L	L	L	L			
				X	L	H	H	H	H	H	H	L	L		
				L	H	L	H	H	H	H	H	L	L		
				H	H	L	H	H	H	H	H	L	L		
				X	H	H	H	L	L	L	L	H	H		
A + B	H	L	H	X	L	L	L	L	L	L	L	L			
				X	L	H	H	H	H	H	H	L	L		
				X	H	L	L	L	L	L	L	L	L		
				L	H	H	H	H	H	H	H	L	L		
				H	H	H	H	H	H	H	H	L	H		
AB	H	H	L	X	L	L	L	L	L	L	L	H			
				X	L	H	L	L	L	L	L	L	L		
				X	H	L	L	L	L	L	L	L	H		
				L	H	H	H	H	H	H	H	L	L		
				H	H	H	H	H	H	H	H	L	H		
PRESET	H	H	H	X	L	L	L	H	H	H	H	L			
				X	L	H	H	H	H	H	H	L	L		
				X	H	L	L	H	H	H	H	L	L		
				L	H	H	H	H	H	H	H	L	L		
				H	H	H	H	H	H	H	H	L	H		

2 Data Sheets

logic diagram (positive logic)



logic symbol†



†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC}	-0.5 V to 7 V
Input voltage [‡]	-1.2 V to 7 V
Input current	-30 mA to 5 mA
Voltage applied to any output in the high state	-0.5 V to V _{CC}
Current into any output in the low state	40 mA
Operating free-air temperature range: SN54F382	-55°C to 125°C
SN74F382	0°C to 70°C
Storage temperature range	-65°C to 150°C

[‡]The input voltage ratings may be exceeded provided the input current ratings are observed.

recommended operating conditions

	SN54F382			SN74F382			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC} Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V _{IH} High-level input voltage	2			2			V
V _{IL} Low-level input voltage			0.8			0.8	V
I _{IK} Input clamp current			-18			-18	mA
I _{OH} High-level output current			-1			-1	mA
I _{OL} Low-level output current			20			20	mA
T _A Operating free-air temperature	-55	125		0	70		°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54F382			SN74F382			UNIT
		MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	
V _{IK}	V _{CC} = 4.5 V, I _I = -18 mA			-1.2			-1.2	V
V _{OH} †	V _{CC} = 4.5 V, I _{OH} = -1 mA	2.5	3.4		2.5	3.4		V
V _{OL}	V _{CC} = 4.5 V, I _{OL} = 20 mA		0.3	0.5		0.3	0.5	V
I _I	V _{CC} = 5.5 V, V _I = 7 V			0.1			0.1	mA
I _{IH}	V _{CC} = 5.5 V, V _I = 2.7 V			20			20	μA
I _{IL}	V _{CC} = 5.5 V, V _I = 0.5 V	Any A or B		-2.4			-2.4	mA
		Any S		-0.6			-0.6	
		C _n		-3			-3	
I _{OS} §	V _{CC} = 5.5 V, V _O = 0	-60		-150	-60		-150	mA
I _{CC}	V _{CC} = 5.5 V, See Note 1		54	81		54	81	mA

NOTE 1: I_{CC} is measured with all outputs open, S₀ and C_n inputs at 4.5 V, and all other inputs grounded.

switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R _L = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R _L = 500 Ω, T _A = MIN to MAX†				UNIT
			F382			SN54F382		SN74F382		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	C _n	Any F	6.6							ns
t _{PHL}			4.1							
t _{PLH}	Any A or B	Any F	7.6							ns
t _{PHL}			5.6							
t _{PLH}	S ₀ , S ₁ , S ₂	Any F	8.6							ns
t _{PHL}			7.1							
t _{PLH}	Any A or B	C _n + 4	6.6							ns
t _{PHL}			6.1							
t _{PLH}	S ₀ , S ₁ , S ₂	OVR or C _n + 4	10.1							ns
t _{PHL}			7.6							
t _{PLH}	C _n	C _n + 4	4.1							ns
t _{PHL}			4.6							
t _{PLH}	C _n	OVR	8.6							ns
t _{PHL}			4.6							
t _{PLH}	Any A or B	OVR	8.6							ns
t _{PHL}			6.1							

†For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

‡All typical values are at V_{CC} = 5 V, T_A = 25°C.

§Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.

†For the SN74F382 at V_{CC} = 4.75 V and I_{OH} = -1 mA, V_{OH} min = 2.7 V.

NOTE 2: See General Information for load circuits and waveforms.



2

Data Sheets

SN54F518, SN54F519, SN74F518, SN74F519 8-BIT IDENTITY COMPARATORS WITH OPEN-COLLECTOR OUTPUTS

D2932, MARCH 1987


- Compares Two 8-Bit Words
- 'F518 Has 20-k Ω Pull-up Resistors on Q Inputs
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

description

These identity comparators perform comparisons on two eight-bit binary or BCD words. The 'F518 and F519 provide P = Q open-collector outputs. The 'F518 devices feature 20-k Ω pull-up termination resistors on the Q inputs for analog or switch data.


The SN54F518 and SN54F519 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74F518 and SN74F519 are characterized for operation from 0°C to 70°C.

logic symbol†




†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SN54F518, SN54F519 . . . J PACKAGE
SN74F518, SN74F519 . . . DW OR N PACKAGE
(TOP VIEW)



SN54F518, SN54F519 . . . FK PACKAGE
(TOP VIEW)



FUNCTION TABLE


INPUTS		OUTPUT P = Q
DATA P, Q	ENABLE G-bar	
P = Q	L	H
P \neq Q	X	L
X	H	L

2

Data Sheets

SN54F518, SN54F519, SN74F518, SN74F519
8-BIT IDENTITY COMPARATORS WITH OPEN-COLLECTOR OUTPUTS

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	-0.5 V to 7 V
Input voltage [†]	-1.2 V to 7 V
Input current	-30 mA to 5 mA
Voltage applied to any output in the high state	-0.5 V to 5.5 V
Current into any output in the low state	40 mA
Operating free-air temperature range: SN54F518, SN54F519	-55°C to 125°C
SN74F518, SN74F519	0°C to 70°C
Storage temperature range	-65°C to 150°C

[†]The input voltage ratings may be exceeded provided the input current ratings are observed.

SN54F518, SN74F518 8-BIT IDENTITY COMPARATORS WITH OPEN-COLLECTOR OUTPUTS

recommended operating conditions

	SN54F518			SN74F518			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC} Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V _{IH} High-level input voltage	2			2			V
V _{IL} Low-level input voltage			0.8			0.8	V
V _{OH} High-level output voltage			5.5			5.5	V
I _{OL} Low-level output current			20			20	mA
T _A Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54F518		SN74F518		UNIT	
		MIN	TYP‡	MAX	MIN		TYP‡
V _{IK}	V _{CC} = 4.5 V, I _I = -18 mA			-1.2		-1.2	V
I _{OH}	V _{CC} = 4.5 V, V _{OH} = 5.5 V			0.1		0.1	mA
V _{OL}	V _{CC} = 4.5 V, I _{OL} = 20 mA		0.30	0.5	0.30	0.5	V
I _I	\bar{Q} and P inputs			0.1		0.1	mA
	Q inputs	V _{CC} = 5.5 V, V _I = 7 V					
I _{IH}	\bar{Q} and P inputs			20		20	μA
	Q inputs	V _{CC} = 5.5 V, V _I = 2.7 V		-0.3		-0.3	
I _{IL}	\bar{Q} and P inputs			-0.6		-0.6	mA
	Q inputs	V _{CC} = 5.5 V, V _I = 0.5 V		-1		-1	
I _{CC}	V _{CC} = 5.5 V, See Note 1		24	39	24	39	mA

switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R _L = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R _L = 500 Ω, T _A = MIN to MAX†			UNIT	
			F518			SN54F518		SN74F518		
			MIN	TYP	MAX	MIN	MAX	MIN		MAX
t _{PLH}	P or Q	P = Q	4	11.5	14.5	4	15.5	4	15	ns
t _{PHL}			2	6.2	9	2	11.5	2	10	
t _{PLH}	\bar{Q}	P = Q	4.5	11.5	14	4.5	15.5	4.5	14.5	ns
t _{PHL}			2	5.1	6.5	2	9.5	2	7.5	

† For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

‡ All typical values are at V_{CC} = 5 V, T_A = 25°C.

NOTES: 1. I_{CC} is measured with all inputs at 4.5 V.

2. See General Information for load circuits and waveforms.

2

Data Sheets

SN54F519, SN74F519

8-BIT IDENTITY COMPARATORS WITH OPEN-COLLECTOR OUTPUTS

recommended operating conditions

		SN54F519			SN74F519			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V _{IH}	High-level input voltage	2			2			V
V _{IL}	Low-level input voltage			0.8			0.8	V
V _{OH}	High-level output voltage			5.5			5.5	V
I _{OL}	Low-level output current			20			20	mA
T _A	Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54F519			SN74F519			UNIT
		MIN	TYP‡	MAX	MIN	TYP‡	MAX	
V _{IK}	V _{CC} = 4.5 V, I _I = -18 mA		-1.2			-1.2		V
I _{OH}	V _{CC} = 4.5 V, V _{OH} = 5.5 V		0.1			0.1		mA
V _{OL}	V _{CC} = 4.5 V, I _{OL} = 20 mA	0.30	0.5		0.30	0.5		V
I _I	V _{CC} = 5.5 V, V _I = 7 V		0.1			0.1		mA
I _{IH}	V _{CC} = 5.5 V, V _I = 2.7 V		20			20		μA
I _{IL}	V _{CC} = 5.5 V, V _I = 0.5 V		-0.6			-0.6		mA
I _{CC}	V _{CC} = 5.5 V, See Note 1	24	39		24	39		mA

switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R _L = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R _L = 500 Ω, T _A = MIN to MAX†				UNIT
			'F519			SN54F519		SN74F519		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	P or Q	P = Q	4	11.5	14.5	4	15.5	4	15	ns
t _{PHL}			2	6.2	9	2	11.5	2	10	
t _{PLH}	Q	P = Q	4.5	11.5	14	4.5	15.5	4.5	14.5	ns
t _{PHL}			2	5.1	6.5	2	9.5	2	7.5	

† For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

‡ All typical values are at V_{CC} = 5 V, T_A = 25°C.

NOTES: 1. I_{CC} is measured with all inputs at 4.5 V.

2. See General Information for load circuits and waveforms.

2

Data Sheets

SN54F520, SN54F521, SN74F520, SN74F521 8-BIT IDENTITY COMPARATORS

D2932, MARCH 1987


- Compares Two 8-Bit Words
- 'F520 has 20-k Ω Pull-up Resistors on Q Inputs
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

description

These identity comparators perform comparisons on two eight-bit binary or BCD words. The 'F520 and F521 provide $\overline{P=Q}$ outputs. The 'F520 devices feature 20-k Ω pull-up termination resistors on the Q inputs for analog or switch data.


The SN54F520 and SN54F521 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74F520 and SN74F521 are characterized for operation from 0°C to 70°C.

logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SN54F520, SN54F521 . . . J PACKAGE
SN74F520, SN74F521 . . . DW OR N PACKAGE
(TOP VIEW)



SN54F520, SN54F521 . . . FK PACKAGE
(TOP VIEW)



FUNCTION TABLE


INPUTS		OUTPUT
DATA P, Q	ENABLE G-bar	$\overline{P=Q}$
P = Q	L	L
P \neq Q	X	H
X	H	H

2

Data Sheets

SN54F520, SN54F521, SN74F520, SN74F521
8-BIT IDENTITY COMPARATORS

logic diagram (positive logic)



NOTE: The 'F520 has a 20-kΩ pullup resistors on the Q inputs.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC}	-0.5 V to 7 V
Input voltage [†]	-1.2 V to 7 V
Input current	-30 mA to 5 mA
Voltage applied to any output in the high state	-0.5 V to V _{CC}
Current into any output in the low state	40 mA
Operating free-air temperature range: SN54F520, SN54F521	-55°C to 125°C
SN74F520, SN74F521	0°C to 70°C
Storage temperature range	-65°C to 150°C

[†]The input voltage ratings may be exceeded provided the input current ratings are observed.

2
Data Sheets

SN54F520, SN74F520 8-BIT IDENTITY COMPARATORS

recommended operating conditions

		SN54F520			SN74F520			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V _{IH}	High-level input voltage	2			2			V
V _{IL}	Low-level input voltage				0.8			V
I _{IK}	Input clamp current				-18			mA
I _{OH}	High-level output current				-1			mA
I _{OL}	Low-level output current				20			mA
T _A	Operating free-air temperature	-55			125			°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54F520			SN74F520			UNIT
		MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	
V _{IK}	V _{CC} = 4.5 V, I _I = -18 mA	-1.2			-1.2			V
V _{OH} [‡]	V _{CC} = 4.5 V, I _{OH} = -1 mA	2.5	3.4		2.5	3.4	V	
V _{OL}	V _{CC} = 4.5 V, I _{OL} = 20 mA	0.30		0.5	0.3		0.5	V
I _I	\bar{G} and P inputs	V _{CC} = 5.5 V, V _I = 7 V			0.1			mA
	Q inputs	V _{CC} = 5.5 V, V _I = 5.5 V			0.1			
I _{IH}	\bar{G} and P inputs	V _{CC} = 5.5 V, V _I = 2.7 V			20			μA
	Q inputs				-0.3			
I _{IL}	\bar{G} and P inputs	V _{CC} = 5.5 V, V _I = 0.5 V			-0.6			mA
	Q inputs				-1			
I _{OS} [‡]	V _{CC} = 5.5 V, V _O = 0	-60		-150	-60		-150	mA
I _{CC}	V _{CC} = 5.5 V, See Note 1	21		32	21		32	mA

switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R _L = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R _L = 500 Ω, T _A = MIN to MAX [§]				UNIT
			'F520			SN54F520		SN74F520		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	P or Q	$\bar{P} = \bar{Q}$	3.9	5.7	7.7	3.7	10.2	3.7	8.7	ns
t _{PHL}			4.7	7	9.3	4.4	11.3	4.4	10.3	
t _{PLH}	\bar{G}	$\bar{P} = \bar{Q}$	3.5	4.6	5.8	3.4	7	3.4	6.4	ns
t _{PHL}			5.2	7.5	9.5	4.9	11.2	4.9	10.4	

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C.

[‡] Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

[§] For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

[¶] For the SN74F520 at V_{CC} = 4.75 V and I_{OH} = -1 mA, V_{OH} min = 2.7 V.

NOTES: 1. I_{CC} is measured with all inputs at 4.5 V.

2. See General Information for load circuits and waveforms.

Data Sheets **2**

SN54F521, SN74F521 8-BIT IDENTITY COMPARATORS

recommended operating conditions

		SN54F521			SN74F521			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V _{IH}	High-level input voltage	2			2			V
V _{IL}	Low-level input voltage			0.8			0.8	V
I _{IK}	Input clamp current			-18			-18	mA
I _{OH}	High-level output current			-1			-1	mA
I _{OL}	Low-level output current			20			20	mA
T _A	Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54F521			SN74F521			UNIT
		MIN	TYP†	MAX	MIN	TYP†	MAX	
V _{IK}	V _{CC} = 4.5 V, I _I = -18 mA			-1.2			-1.2	V
V _{OH} †	V _{CC} = 4.5 V, I _{OH} = -1 mA	2.5	3.4		2.5	3.4		mA
V _{OL}	V _{CC} = 4.5 V, I _{OL} = 20 mA		0.30	0.5		0.30	0.5	V
I _I	V _{CC} = 5.5 V, V _I = 7 V			100			100	μA
I _{IH}	V _{CC} = 5.5 V, V _I = 2.7 V			20			20	μA
I _{IL}	V _{CC} = 5.5 V, V _I = 0.5 V			-0.6			-0.6	mA
I _{OS} ‡	V _{CC} = 5.5 V, V _O = 0	-60		-150	-60		-150	mA
I _{CC}	V _{CC} = 5.5 V, See Note 1		21	32		21	32	mA

switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R _L = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R _L = 500 Ω, T _A = MIN to MAX§			UNIT	
			F521			SN54F521		SN74F521		
			MIN	TYP	MAX	MIN	MAX	MIN		MAX
t _{PLH}	P or Q	P = Q	2.7	6.6	10	2.7	15	2.7	11	ns
t _{PHL}			3.7	6.6	10	3.2	12	3.2	11	
t _{PLH}	Q	P = Q	2.2	4.6	6.5	2.2	8.5	2.2	7.5	ns
t _{PHL}			2.7	6.1	9	2.7	13.5	2.7	10	

† All typical values are at V_{CC} = 5 V, T_A = 25°C.

‡ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

§ For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

¶ For the SN74F521 at V_{CC} = 4.75 V and I_{OH} = -1 mA, V_{OH} min = 2.7 V.

NOTES: 1. I_{CC} is measured with all inputs at 4.5 V.

2. See General Information for load circuits and waveforms.

2

Data Sheets

- 8-Latches in a Single Package
- 3-State Bus-Driving Inverting Outputs
- Full Parallel Access for Loading
- Buffered Control Inputs
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

description

These 8-bit latches feature three-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.


The eight latches of the 'F533 are transparent D-type latches. While the enable (C) is high, the \bar{Q} outputs will follow the complements of the D inputs. When the enable is taken low, the \bar{Q} outputs will be latched at the inverses of the levels that were set up at the D inputs. The 'F533 is functionally equivalent to the 'F373 except for having inverted outputs.

A buffered output-control (\bar{OC}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly. The high-impedance third state and increased drive provide the capability to drive the bus lines in a bus-organized system without need for interface or pull-up components.


The output control does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are off.

The SN54F533 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74F533 is characterized for operation from 0°C to 70°C .

SN54F533 . . . J PACKAGE
SN74F533 . . . DW OR N PACKAGE
(TOP VIEW)



SN54F533 . . . FK PACKAGE
(TOP VIEW)




FUNCTION TABLE (EACH LATCH)

INPUTS			OUTPUT
\bar{OC}	ENABLE C	D	\bar{Q}
L	H	H	L
L	H	L	H
L	L	X	\bar{Q}_0
H	X	X	Z


SN54F533, SN74F533
OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

ADVANCE
INFORMATION

logic symbol†



logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

2

Data Sheets

absolute maximum ratings over operating free-air temperature range

Supply voltage, V_{CC}	-0.5 V to 7 V
Input voltage [†]	-1.2 V to 7 V
Input current	-30 mA to 5 mA
Voltage applied to any output in the disabled or power-off state	-0.5 V to 5.5 V
Voltage applied to any output in the high state	-0.5 to V_{CC}
Current into any output in the low state: SN54F533	40 mA
SN74F533	48 mA
Operating free-air temperature range: SN54F533	-55°C to 125°C
SN74F533	0°C to 70°C
Storage temperature range	-65°C to 150°C

[†]The input voltage ratings may be exceeded provided the input current ratings are observed.

recommended operating conditions

	SN54F533			SN74F533			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC} Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH} High-level input voltage	2			2			V
V_{IL} Low-level input voltage			0.8			0.8	V
I_{IK} Input clamp current			-18			-18	mA
I_{OH} High-level output current			-3			-3	mA
I_{OL} Low-level output current			20			24	mA
T_A Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54F533			SN74F533			UNIT
		MIN	TYP [§]	MAX	MIN	TYP [§]	MAX	
V_{IK}	$V_{CC} = 4.5\text{ V}$, $I_I = -18\text{ mA}$			-1.2			-1.2	V
$V_{OH} \#$	$V_{CC} = 4.5\text{ V}$	$I_{OH} = -1\text{ mA}$	2.5	3.4	2.5	3.4		V
		$I_{OH} = -3\text{ mA}$	2.4	3.3	2.4	3.3		
V_{OL}	$V_{CC} = 4.5\text{ V}$	$I_{OL} = 20\text{ mA}$		0.30	0.5			V
		$I_{OL} = 24\text{ mA}$				0.35	0.5	
I_{OZH}	$V_{CC} = 5.5\text{ V}$, $V_O = 2.7\text{ V}$			50			50	μA
I_{OZL}	$V_{CC} = 5.5\text{ V}$, $V_O = 0.5\text{ V}$			-50			-50	μA
I_I	$V_{CC} = 5.5\text{ V}$, $V_I = 7\text{ V}$			0.1			0.1	mA
I_{IH}	$V_{CC} = 5.5\text{ V}$, $V_I = 2.7\text{ V}$			20			20	μA
I_{IL}	$V_{CC} = 5.5\text{ V}$, $V_I = 0.5\text{ V}$			-0.6			-0.6	mA
I_{OS}^\dagger	$V_{CC} = 5.5\text{ V}$, $V_O = 0$	-60		-150	-60		-150	mA
I_{CCZ}	$V_{CC} = 5.5\text{ V}$, See Note 1		41	61		41	61	mA

For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

[§] All typical values are at $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$.

[†] Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.

[#] For the SN74F533 at $V_{CC} = 4.75\text{ V}$ and $I_{OH} = -1\text{ mA}$ to -3 mA , $V_{OH\text{ min}} = 2.7\text{ V}$.

NOTE 1: I_{CC} is measured with \overline{OC} at 4.5 V, all other inputs grounded.

2
Data Sheets

SN54F533, SN74F533
OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

ADVANCE
INFORMATION

timing requirements

			VCC = 5 V, TA = 25°C		VCC = 4.5 V to 5.5 V, TA = MIN to MAX†				UNIT
			F533		SN54F533		SN74F533		
			MIN	MAX	MIN	MAX	MIN	MAX	
t _{su}	Setup time before enable C↓	Data high or low	2		2		2		ns
t _h	Hold time after enable C↓	Data high or low	3		3		3		ns
t _w	Pulse duration	Enable C high	6		6		6		ns

switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	VCC = 5 V, CL = 50 pF, R1 = 500 Ω, R2 = 500 Ω, TA = 25°C			VCC = 4.5 V to 5.5 V, CL = 50 pF, R1 = 500 Ω, R2 = 500 Ω, TA = MIN to MAX†				UNIT
			F533			SN54F533		SN74F533		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	D	Any \bar{Q}	3.2	6.5	9	3.2	12	3.2	10	ns
t _{PHL}			2.2	4.8	7	2.2	9	2.2	8	
t _{PLH}	C	Any \bar{Q}	4.2	8.1	11	4.2	14	4.2	13	ns
t _{PHL}			2.2	5.2	7	2.2	9	2.2	8	
t _{PZH}	\bar{OC}	Any \bar{Q}	1.2	7.3	10	1.2	12.5	1.2	11	ns
t _{PZL}			1.2	4.7	6.5	1.2	9	1.2	7.5	
t _{PHZ}	\bar{OC}	Any \bar{Q}	1.2	4.3	6	1.2	8.5	1.2	7	ns
t _{PLZ}			1.2	3.7	5.5	1.2	7.5	1.2	6.5	

† For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

NOTE 2: See General Information for load circuits and waveforms.

2
Data Sheets

- 3-State Bus-Driving Inverting Outputs
- Buffered Control Inputs
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

description

These 8-bit flip-flops feature three-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.


The eight flip-flops of the 'F534 are edge-triggered D-type flip-flops. On the positive transition of the clock, the Q outputs will be set to the complement of the logic states that were set up at the D inputs. The 'F534 is equivalent to the 'F374 except for having inverted outputs.

A buffered output-control input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly. The high-impedance third state provide the capability to drive the bus lines in a bus-organized system without need for interface or pull-up components.


The output control does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are off.

The SN54F534 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74F534 is characterized for operation from 0°C to 70°C.

SN54F534 . . . J PACKAGE
SN74F534 . . . DW OR N PACKAGE
(TOP VIEW)



SN54F534 . . . FK PACKAGE
(TOP VIEW)




FUNCTION TABLE
(EACH FLIP-FLOP)

INPUTS			OUTPUT
OC	CLK	D	Q
L	↑	H	L
L	↑	L	H
L	L	X	Q ₀
H	X	X	Z

SN54F534, SN74F534
OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS


**ADVANCE
 INFORMATION**

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



2

Data Sheets

absolute maximum ratings over operating free-air temperature range

Supply voltage, V_{CC}	-0.5 V to 7 V
Input voltage†	-1.2 V to 7 V
Input current	-30 mA to 5 mA
Voltage applied to any output in the disabled or power-off state	-0.5 V to 5.5 V
Voltage applied to any output in the high state	-0.5 V to V_{CC}
Current into any output in the low state: SN54F534	40 mA
SN74F534	48 mA
Operating free-air temperature range: SN54F534	-55°C to 125°C
SN74F534	0°C to 70°C
Storage temperature range	-65°C to 150°C

† The input voltage ratings may be exceeded provided the input current ratings are observed.

recommended operating conditions

		SN54F534			SN74F534			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH}	High-level input voltage	2			2			V
V_{IL}	Low-level input voltage			0.8			0.8	V
I_{IK}	Input clamp current			-18			-18	mA
I_{OH}	High-level output current			-3			-3	mA
I_{OL}	Low-level output current			20			24	mA
T_A	Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54F534			SN74F534			UNIT
		MIN	TYP [§]	MAX	MIN	TYP [§]	MAX	
V_{IK}	$V_{CC} = 4.5\text{ V}, I_I = -18\text{ mA}$			-1.2			-1.2	V
$V_{OH} \#$	$V_{CC} = 4.5\text{ V}, I_{OH} = -1\text{ mA}$	2.5	3.4		2.5	3.4		V
	$V_{CC} = 4.5\text{ V}, I_{OH} = -3\text{ mA}$	2.4	3.3		2.4	3.3		V
V_{OL}	$V_{CC} = 4.5\text{ V}, I_{OL} = 20\text{ mA}$		0.3	0.5				V
	$V_{CC} = 4.5\text{ V}, I_{OL} = 24\text{ mA}$					0.35	0.5	V
I_{OZH}	$V_{CC} = 5.5\text{ V}, V_O = 2.7\text{ V}$			50			50	μA
I_{OZL}	$V_{CC} = 5.5\text{ V}, V_O = 0.5\text{ V}$			-50			-50	μA
I_I	$V_{CC} = 5.5\text{ V}, V_I = 7\text{ V}$			0.1			0.1	mA
I_{IH}	$V_{CC} = 5.5\text{ V}, V_I = 2.7\text{ V}$			20			20	μA
I_{IL}	$V_{CC} = 5.5\text{ V}, V_I = 0.5\text{ V}$			-0.6			-0.6	mA
$I_{OS} \ddagger$	$V_{CC} = 5.5\text{ V}, V_O = 0$	-60		-150	-60		-150	mA
I_{CCZ}	$V_{CC} = 5.5\text{ V},$ See Note 1		55	86		55	86	mA

For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

[§] All typical values are at $V_{CC} = 5\text{ V}, T_A = 25^\circ\text{C}$.

[†] Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

[#] For the SN74F534 at $V_{CC} = 4.75\text{ V}$ and $I_{OH} = -1\text{ mA}$ to -3 mA , $V_{OH\text{ min}} = 2.7\text{ V}$.

NOTE 1: I_{CC} is measured with \overline{OC} at 4.5 V, all other inputs grounded.



Data Sheets

SN54F534, SN74F534
OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS

ADVANCE
INFORMATION

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Note 2)

		V _{CC} = 5 V, T _A = 25°C		V _{CC} = 4.5 V to 5.5 V, T _A = MIN to MAX†				UNIT
		'F534		SN54F534		SN74F534		
		MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	0	100	0	60	0	70	MHz
t _{su}	Setup time before CLK†	Data high	2	2.5		2		ns
		Data low	2	2	2			
t _h	Hold time after CLK†	Data high	2	2		2		ns
		Data low	2	2.5	2			
t _w	Pulse duration	CLK high	7	7		7		ns
		CLK low	6	6	6			

switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R1 = 500 Ω, R2 = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R1 = 500 Ω, R2 = 500 Ω, T _A = MIN to MAX†				UNIT
			'F534			SN54F534		SN74F534		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f _{max}			100			60			70	MHz
t _{PLH}	CLK	Q	3.2	6.1	8.5	3.2	10.5	3.2	10	ns
t _{PHL}			3.2	6.1	8.5	3.2	11	3.2	10	
t _{PZH}	OC	Q	1.2	8.6	11.5	1.2	14	1.2	12.5	ns
t _{PZL}			1.2	5.4	7.5	1.2	10	1.2	8.5	
t _{PZH}	OC	Q	1.2	4.9	7	1.2	8	1.2	8	ns
t _{PZL}			1.2	3.9	5.5	1.2	7.5	1.2	6.5	

† For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

NOTE 2: See General Information for load circuits and waveforms.

2

Data Sheets

- 3-State True Outputs
- Back-to-Back Registers for Storage
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability


description

The 'F543 octal transceiver contains two sets of D-type latches for temporary storage of data flowing in either direction. Separate Latch Enable (\overline{LEAB} or \overline{LEBA}) and Output Enable (\overline{GAB} or \overline{GBA}) inputs are provided for each register to permit independent control in either direction of data flow. For the SN54F543 and SN74F543, respectively, the A outputs are characterized to sink 20 or 24 milliamperes while the B outputs are characterized for 48 or 64 milliamperes.


The A-to-B Enable (\overline{CEAB}) input must be low in order to enter data from A or to output data from B. Having \overline{CEAB} low and \overline{LEAB} low makes the A-to-B latches transparent; a subsequent low-to-high transition of \overline{LEAB} puts the A latches in the storage mode. With \overline{CEAB} and \overline{GAB} both low, the 3-state B outputs are active and reflect the data present at the output of the A latches. Data flow from B to A is similar, but requires using the \overline{CEBA} , \overline{LEBA} , and \overline{GBA} inputs.

The SN54F543 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74F543 is characterized for operation from 0°C to 70°C .

SN54F543 ... JT PACKAGE
SN74F543 ... DW OR NT PACKAGE
(TOP VIEW)



SN54F543 ... FK PACKAGE
(TOP VIEW)




NC—No internal connection

FUNCTION TABLE


INPUTS			LATCH STATUS	OUTPUT BUFFERS
CEAB	LEAB	OEAB	A TO B [†]	B1 THRU B8
H	X	X	Storing	High Z
X	H		Storing	
X		H		High Z
L	L	L	Transparent	Current A Data
L	H	L	Storing	Previous [‡] A Data

[†]A-to-B data flow is shown; B-to-A flow control is the same except uses \overline{CEBA} , \overline{LEBA} , and \overline{OEBA} .
[‡]Before high-to-low transition of \overline{LEAB} .

logic symbol†



logic diagram



Pin numbers shown are for DW, JT, and NT packages.

†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	-0.5 V to 7 V
Input voltage (excluding I/O ports)†	-1.2 V to 7 V
Input current	-30 mA to 5 mA
Voltage applied to any output in the disabled or power-off state	-0.5 V to 5.5 V
Voltage applied to any output in the high state	-0.5 V to V_{CC}
Current into any output in the low state: SN54F543 (A1 thru A8)	40 mA
SN54F543 (B1 thru B8)	96 mA
SN74F543 (A1 thru A8)	48 mA
SN74F543 (B1 thru B8)	128 mA
Operating free-air temperature range: SN54F543	-55°C to 125°C
SN74F543	0°C to 70°C
Storage temperature range	-65°C to 150°C

†The input voltage ratings may be exceeded provided the input current ratings are observed.

recommended operating conditions

		SN54F543			SN74F543			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V _{IH}	High-level input voltage	2			2			V
V _{IL}	Low-level input voltage			0.8			0.8	V
I _{IK}	Input clamp current			-18			-18	mA
I _{OH}	High-level output current	A1 thru A8		-3			-3	mA
		B1 thru B8		-12			-15	
I _{OL}	Low-level output current	A1 thru A8		20			24	mA
		B1 thru B8		48			64	
T _A	Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	SN54F543			SN74F543			UNIT	
			MIN	TYP†	MAX	MIN	TYP†	MAX		
V _{IK}		V _{CC} = 4.5 V, I _I = -18 mA			-1.2			-1.2	V	
V _{OH} ‡	A1 thru A8	V _{CC} = 4.5 V	I _{OH} = -1 mA		2.5	3.4	2.5		3.4	V
			I _{OH} = -3 mA		2.4	3.3	2.4		3.3	
	B1 thru B8		I _{OH} = -3 mA		2.4	3.3	2.4		3.3	
			I _{OH} = -12 mA		2	3.2				
	I _{OH} = -15 mA						2	3.1		
V _{OL}	A1 thru A8	V _{CC} = 4.5 V	I _{OL} = 20 mA		0.3	0.5			V	
			I _{OL} = 24 mA				0.35	0.5		
	B1 thru B8		I _{OL} = 48 mA		0.38	0.55				
			I _{OL} = 64 mA				0.42	0.55		
I _I	G, LE, and CE	V _{CC} = 5.5 V	V _I = 7 V				0.1	0.1	mA	
	A and B		V _I = 5.5 V				1	1		
I _{IH} §	G, LE, and CE	V _{CC} = 5.5 V, V _I = 2.7 V			20		20		µA	
	A and B				70		70			
I _{IL} §	G, LE, and CE	V _{CC} = 5.5 V, V _I = 0.5 V			-1.2		-1.2		mA	
	A and B				-0.65		-0.65			
I _{OS} ¶	A1 thru A8	V _{CC} = 5.5 V, V _O = 0			-60	-150	-60	-150	mA	
	B1 thru B8				-100	-225	-100	-225		
I _{CCH}		V _{CC} = 5.5 V			67	100	67	100	mA	
I _{CCL}		V _{CC} = 5.5 V			83	125	83	125	mA	
I _{CZ}		V _{CC} = 5.5 V			83	125	83	125	mA	

† All typical values are at V_{CC} = 5 V, T_A = 25°C.

‡ For the SN74F543 at V_{CC} = 4.75 V and I_{OH} = -1 mA to -3 mA, V_{OH} min = 2.7 V.

§ For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

¶ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

2

Data Sheets

SN54F543, SN74F543
OCTAL REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

		High or low	V _{CC} = 5 V, T _A = 25°C		V _{CC} = 4.5 V to 5.5 V, T _A = MIN to MAX†				UNIT
			F543		SN54F543		SN74F543		
			MIN	MAX	MIN	MAX	MIN	MAX	
t _{su}	Setup time, data before latch enable		3					3.5	ns
t _h	Hold time, data after latch enable		3					3.5	ns

switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = MIN to MAX†				UNIT
			F543			SN54F543		SN74F543		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	A or B	B or A	2.2	5.1	7.5			2.2	8.5	ns
t _{PHL}			2.2	4.6	6.5			2.2	7.5	
t _{PLH}	LEBA	A	3.7	8.1	11			4.1	12.5	ns
t _{PHL}			3.7	8.1	11			4.1	12.5	
t _{PLH}	LEAB	B	3.7	8.1	11			4.1	12.5	ns
t _{PHL}			3.7	8.1	11			4.1	12.5	
t _{PZH}	G̅ or CE	A or B	2.2	6.6	9			2.2	10	ns
t _{PZL}			3.2	7.1	10.5			3.2	12	
t _{PHZ}	G̅ or CE	A or B	1.7	5.6	8			1.7	9	ns
t _{PLZ}			1.7	5.1	7.5			1.7	8.5	

†For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.
 NOTE 1: See General Information for load circuits and waveforms.

2

Data Sheets

- 3-State Inverted Outputs
- Back-to-Back Registers for Storage
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability


description

The 'F544 octal transceiver contains two sets of D-type latches for temporary storage of data flowing in either direction. Separate Latch Enable (LEAB or LEBA) and Output Enable (GAB or GBA) inputs are provided for each register to permit independent control in either direction of data flow. For the SN54F544 and SN74F544, respectively, the A outputs are characterized to sink 20 or 24 milliamperes while the B outputs are characterized for 48 or 64 milliamperes. The 'F544 inverts data in both directions.


The A-to-B Enable (\overline{CEAB}) input must be low in order to enter data from A or to output data from B. Having \overline{CEAB} low and \overline{LEAB} low makes the A-to-B latches transparent; a subsequent low-to-high transition of \overline{LEAB} puts the A latches in the storage mode. With \overline{CEAB} and \overline{GAB} both low, the 3-state B outputs are active and reflect the data present at the output of the A latches. Data flow from B to A is similar, but requires using the \overline{CEBA} , \overline{LEBA} , and \overline{GBA} inputs.

The SN54F544 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74F544 is characterized for operation from 0°C to 70°C.

SN54F544 . . . JT PACKAGE
SN74F544 . . . DW OR NT PACKAGE
(TOP VIEW)



SN54F544 . . . FK PACKAGE
(TOP VIEW)




NC—No internal connection

FUNCTION TABLE


INPUTS			LATCH STATUS	OUTPUT BUFFERS
CEAB	LEAB	OEAB	A TO B [†]	B1 THRU B8
H	X	X	Storing	High Z
X	H		Storing	
X		H		High Z
L	L	L	Transparent	Current \overline{A} Data
L	H	L	Storing	Previous [‡] \overline{A} Data

[†]A-to-B data flow is shown; B-to-A flow control is the same except uses \overline{CEBA} , \overline{LEBA} , and \overline{OEBA} .
[‡]Before high-to-low transition of \overline{LEAB} .

logic symbol†



logic diagram



Pin numbers shown are for DW, JT, and NT packages.

†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

absolute maximum rating over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	-0.5 V to 7 V
Input voltage (excluding I/O ports)‡	-1.2 V to 7 V
Input current	-30 mA to 5 mA
Voltage applied to any output in the disabled or power-off state	-0.5 V to 5.5 V
Voltage applied to any output in the high state	-0.5 V to V_{CC}
Current into any output in the low state: SN54F544 (A1 thru A8)	40 mA
SN54F544 (B1 thru B8)	96 mA
SN74F544 (A1 thru A8)	48 mA
SN74F544 (B1 thru B8)	128 mA
Operating free-air temperature range: SN54F544	-55°C to 125°C
SN74F544	0°C to 70°C
Storage temperature range	-65°C to 150°C

‡The input voltage ratings may be exceeded provided the input current ratings are observed.

recommended operating conditions

		SN54F544			SN74F544			UNIT	
		MIN	NOM	MAX	MIN	NOM	MAX		
V _{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V	
V _{IH}	High-level input voltage	2			2			V	
V _{IL}	Low-level input voltage	0.8			0.8			V	
I _{IK}	Input clamp current	-18			-18			mA	
I _{OH}	High-level output current	A1 thru A8		-3		-3		mA	
		B1 thru B8		-12		-15			
I _{OL}	Low-level output current	A1 thru A8		20		24		mA	
		B1 thru B8		48		64			
T _A	Operating free-air temperature	-55		125		0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN54F544			SN74F544			UNIT
				MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	
V _{IK}		V _{CC} = 4.5 V, I _I = -18 mA		-1.2			-1.2			V
V _{OH} [‡]	A1 thru A8	V _{CC} = 4.5 V	I _{OH} = -1 mA	2.5	3.4		2.5	3.4	V	
			I _{OH} = -3 mA	2.4	3.3		2.4	3.3		
	B1 thru B8		I _{OH} = -3 mA	2.4	3.3		2.4	3.3		
			I _{OH} = -12 mA	2	3.2					
			I _{OH} = -15 mA				2	3.1		
V _{OL}	A1 thru A8	V _{CC} = 4.5 V	I _{OL} = 20 mA	0.3		0.5			V	
			I _{OL} = 24 mA				0.35	0.5		
	B1 thru B8		I _{OL} = 48 mA	0.38		0.55				
			I _{OL} = 64 mA				0.42	0.55		
I _I	\overline{G} , \overline{LE} , and \overline{CE}	V _{CC} = 5.5 V	V _I = 7 V	0.1			0.1			mA
	A and B		V _I = 5.5 V	1			1			
I _{IH} [§]	\overline{G} , \overline{LE} , and \overline{CE}	V _{CC} = 5.5 V, V _I = 2.7 V	20			20			μA	
	A and B		70			70				
I _{IL} [§]	\overline{G} , \overline{LE} , and \overline{CE}	V _{CC} = 5.5 V, V _I = 0.5 V	-1.2			-1.2			mA	
	A and B		-0.65			-0.65				
I _{OS} [¶]	A1 thru A8	V _{CC} = 5.5 V, V _O = 0	-60	-150		-60	-150		mA	
	B1 thru B8		-100	-225		-100	-225			
I _{CCH}		V _{CC} = 5.5 V	70			70			105	mA
I _{CCL}		V _{CC} = 5.5 V	85			85			130	mA
I _{CCZ}		V _{CC} = 5.5 V	83			83			125	mA

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C.

[‡] For the SN74F544 at V_{CC} = 4.75 V and I_{OH} = -1 mA to -3 mA, V_{OHmin} = 2.7 V.

[§] For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

[¶] Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.



timing requirements over recommended operating free-air temperature range (unless otherwise noted)

		High or low	V _{CC} = 5 V, T _A = 25°C		V _{CC} = 4.5 V to 5.5 V, T _A = MIN to MAX†				UNIT
			F544		SN54F544		SN74F544		
			MIN	MAX	MIN	MAX	MIN	MAX	
t _{su}	Setup time, data before latch enable	High or low	3					3	ns
t _h	Hold time, data after latch enable	High or low	3					3	ns


switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = MIN to MAX†				UNIT
			F544			SN54F544		SN74F544		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	A or B	B or A	2.2	6.6	9.5			2.2	10.5	ns
t _{PHL}			2.2	4.6	6.5			2.2	7.5	
t _{PLH}	LEBA	A	5.2	9.6	13			5.2	14.5	ns
t _{PHL}			3.2	6.6	9.5			3.2	10.5	
t _{PLH}	LEAB	B	5.2	9.6	13			5.2	14.5	ns
t _{PHL}			3.2	6.6	9.5			3.2	10.5	
t _{PZH}	G̅ or C̅E	A or B	2.2	6.6	9			2.2	10	ns
t _{PZL}			3.2	7.1	10.5			3.2	12	
t _{PHZ}	G̅ or C̅E	A or B	1.7	5.6	8			1.7	9	ns
t _{PLZ}			1.7	5.1	7.5			1.7	8.5	


†For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.
 NOTE 1: See General Information for load circuits and waveforms.

- 3-State Q Outputs Drive Bus Lines Directly
- Counter Operation Independent of 3-State Output
- Fully Synchronous Clear, Count, and Load
- Asynchronous Clear Also Provided
- Fully Cascadable
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

SN54F568, SN54F569 . . . J PACKAGE
SN74F568, SN74F569 . . . DW OR N PACKAGE



SN54F568, SN54F569 . . . FK PACKAGE
(TOP VIEW)



description

The 'F568 decade counters and 'F569 binary counters are programmable, count up or down, and offer both synchronous and asynchronous clearing. All synchronous functions are executed on the positive-going edge of the clock.

The clear function is initiated by applying a low level to either Asynchronous Clear (ACLR) or Synchronous Clear (SCLR). Asynchronous (direct) clearing overrides all other functions of the device, while synchronous clearing overrides only the other synchronous functions. Data is loaded from the A, B, C, and D inputs by holding Load (LOAD) low during a positive-going clock transition. The counting function is enabled only when Enable P (ENP) and Enable T (ENT) are low and ACLR, SCLR, and LOAD are high. The Up/Down U/D input controls the direction of the count. These counters count up when U/D is high and count down when U/D is low.

A high level at the Output Enable (G-bar) forces the Q outputs into the high-impedance state, and a low level enables those outputs. Counting is independent of G-bar. ENT is fed forward to enable the Ripple Carry Output (RCO) to produce a low-level pulse while the count is zero (all Q outputs low) when counting down or maximum (9 or 15) when counting up. The Clocked Carry Output (CCO) produces a low level pulse for a duration equal to that of the low level of the clock when RCO is low and the counter is enabled (both ENP and ENT are low), otherwise, CCO is high. CCO does not have the glitches commonly associated with a ripple-carry output. Cascading is normally accomplished by connecting RCO or CCO of the first counter to ENT of the next counter. However, for very-high-speed counting, RCO should be used for cascading since CCO does not become active until the clock returns to the low level.

The SN54F568 and SN54F569 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74F568 and SN74F569 are characterized for operation from 0°C to 70°C.

SN54F568, SN54F569, SN74F568, SN74F569
SYNCHRONOUS 4-BIT UP/DOWN DECADE AND
BINARY COUNTERS WITH 3-STATE OUTPUTS


ADVANCE
INFORMATION

FUNCTION TABLE


INPUTS								OPERATION
\bar{G}	ACLR	SCLR	LOAD	ENT	ENP	U/D	CLK	
H	X	X	X	X	X	X	X	Q Outputs Disabled
L	L	X	X	X	X	X	X	Asynchronous Clear
L	H	L	X	X	X	X	↑	Synchronous Clear
L	H	H	L	X	X	X	↑	Load
L	H	H	H	L	L	H	↑	Count Up
L	H	H	H	L	L	L	↑	Count Down
L	H	H	H	H	X	X	X	Inhibit Count
L	H	H	H	X	H	X	X	Inhibit Count

logic symbols†

'F568




'F569



†These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

'F568 logic diagram (positive logic)




Logic diagrams for the four flip-flops are shown separately.

SN54F569, SN74F569
SYNCHRONOUS 4-BIT UP/DOWN BINARY COUNTERS
WITH 3-STATE OUTPUTS


ADVANCE
INFORMATION

'F569 logic diagram (positive logic)




Logic diagrams for the four flip-flops are shown separately.

logic symbol, each flip-flop in 'F568 and 'F569 (positive logic)



logic diagram, each flip-flop in 'F568 and 'F569 (positive logic)




FUNCTION TABLE, EACH FLIP-FLOP

COUNTER INPUTS				FLIP-FLOP INPUTS						OUTPUTS	
ACL \bar{R}	SCL \bar{R}	LOAD	CLK	CLR	MODE1	MODE2	TE	CLK	DATA	Q	\bar{Q}
L	X	X	X	L	X	X	X	X	X	L	H
H	L	X	\uparrow	H	L	H	X	\downarrow	X	L	H
H	H	L	\uparrow	H	H	H	X	\downarrow	H	H	L
H	H	L	\uparrow	H	H	H	X	\downarrow	L	L	H
H	H	H	\uparrow	H	L	L	H	\downarrow	X	\bar{Q}_0	Q_0
H	H	H	\uparrow	H	L	L	L	\downarrow	X	Q_0	\bar{Q}_0

SN54F568, SN74F568
SYNCHRONOUS 4-BIT UP/DOWN DECADE COUNTERS
WITH 3-STATE OUTPUTS

ADVANCE
INFORMATION


'F568 typical load, count, and inhibit sequences



2

Data Sheets

'F569 typical load, count, and inhibit sequences



SN54F568, SN54F569, SN74F568, SN74F569 SYNCHRONOUS 4-BIT UP/DOWN DECADE AND BINARY COUNTERS WITH 3-STATE OUTPUTS

ADVANCE INFORMATION

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	-0.5 V to 7 V
Input voltage [†]	-1.2 V to 7 V
Input current	-30 mA to 5 mA
Voltage applied to any output in the disabled or power-off state	-0.5 to 5.5 V
Voltage applied to any output in the high state	-0.5 V to V_{CC}
Current into outputs in the low state: \overline{RCO} , \overline{CCO}	40 mA
Any Q; SN54F568, SN54F569	40 mA
Any Q; SN74F568, SN74F569	48 mA
Operating free-air temperature range: SN54F568, SN54F569	-55°C to 150°C
SN74F568, SN74F569	0°C to 70°C
Storage temperature range	-65°C to 150°C

[†]The input voltage ratings may be exceeded provided the input current ratings are observed.

recommended operating conditions

		SN54F [†]			SN74F [†]			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH}	High-level input voltage	2			2			V
V_{IL}	Low-level input voltage			0.8			0.8	V
V_{IK}	Input clamp current			-18			-18	mA
I_{OH}	High-level output current	\overline{RCO} , \overline{CCO}		-1			-1	mA
		Any Q		-3			-3	
I_{OL}	Low-level output current	\overline{RCO} , \overline{CCO}				20	20	mA
		Any Q				20	24	
T_A	Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54F [†]			SN74F [†]			UNIT
		MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	
V_{IK}	$V_{CC} = 4.5$ V, $I_I = -18$ mA	-1.2			-1.2			V
V_{OH} §	Any output	$V_{CC} = 4.5$ V, $I_{OH} = -1$ mA	2.5	3.4	2.5	3.4		V
	Any Q	$V_{CC} = 4.5$ V, $I_{OH} = -3$ mA	2.4	3.3	2.4	3.3		
V_{OL}	Any Q	\overline{RCO} , \overline{CCO}	$V_{CC} = 4.5$ V, $I_{OL} = 20$ mA	0.3	0.5	0.3	0.5	V
		Any Q	$V_{CC} = 4.5$ V, $I_{OL} = 20$ mA	0.3		0.3		
			$V_{CC} = 4.5$ V, $I_{OL} = 24$ mA			0.35		
I_{OZH}	$V_{CC} = 5.5$ V, $V_O = 2.7$ V	50			50			μA
I_{OZL}	$V_{CC} = 5.5$ V, $V_O = 0.5$ V	-50			-50			μA
I_I	$V_{CC} = 5.5$ V, $V_I = 7$ V	0.1			0.1			mA
I_{IH}	$V_{CC} = 5.5$ V, $V_I = 2.7$ V	20			20			μA
I_{IL}	ENT, LOAD	-1.2			-1.2			mA
	All other	$V_{CC} = 5.5$ V, $V_I = 0.5$ V	-0.6			-0.6		
I_{OS} †	$V_{CC} = 5.5$ V, $V_O = 0$	-60	-150		-60	-150		mA
I_{CC}	$V_{CC} = 5.5$ V See Note 1	45		67	45		67	mA

[‡]All typical values are at $V_{CC} = 5$ V, $T_A = 25^\circ$ C.

[†]Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.

[§]For the SN74F at $V_{CC} = 4.75$ V and $I_{OH} = -1$ mA to -3 mA, $V_{OH\ min} = 2.7$ V.

NOTE 1: I_{CC} is measured after applying a momentary 4.5 V, then ground, to the clock input with B and ENT, \overline{ACLR} , and \overline{SCLR} inputs high and all other inputs low.

2

Data Sheets

timing requirements

		V _{CC} = 5 V, T _A = 25°C		V _{CC} = 4.5 V to 5.5 V, T _A = MIN to MAX†		UNIT		
		'F568, 'F569		SN54F'			SN74F'	
		MIN	MAX	MIN	MAX		MIN	MAX
f _{clock}	Clock frequency	0	100			0	90	MHz
t _{su}	Setup time, data (A, B, C, D) high or low before CLK↑	4				4.5		ns
t _{hold}	Hold time, data (A, B, C, D) high or low after CLK↑	3				3.5		ns
t _{su}	Setup time, \overline{ENP} and \overline{ENT} high or low before CLK↑	5				6		ns
t _{hold}	Hold time, \overline{ENP} and \overline{ENT} high or low after CLK↑	0				0		ns
t _{su}	Setup time, \overline{LOAD} high or low before CLK↑	8				9		ns
t _{hold}	Hold time, \overline{LOAD} high or low after CLK↑	0				0		ns
t _{su}	Setup time, U/ \overline{D} before CLK↑	'F568, high	11			12.5		ns
		'F568, low	16.5			17.5		
		'F569, high	11			12.5		
		'F569, low	7			8		
t _{hold}	Hold time, U/ \overline{D} high or low after CLK↑	0				0		ns
t _{su}	Setup time, \overline{SCLR} before CLK↑	High	9.5			10.5		ns
		Low	8.5			9.5		
t _{hold}	Hold time, \overline{SCLR} high or low after CLK↑	0				0		ns
t _w	Pulse duration, CLK	High	4			4.5		ns
		Low	6			6.5		
t _w	Pulse duration, \overline{ACLR} low	4.5				5		ns
t _{su}	Inactive-state setup time, \overline{ACLR} high before CLK↑‡	6				7		ns

† For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

‡ Inactive-state setup time is also referred to as "recovery time".

**SN54F568, SN54F569, SN74F568, SN74F569
SYNCHRONOUS 4-BIT UP/DOWN DECADE AND
BINARY COUNTERS WITH 3-STATE OUTPUTS**

**ADVANCE
INFORMATION**

switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = MIN to MAX†				UNIT
			'F568, 'F569			SN54F'		SN74F'		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f _{max}			100	115			90			MHz
t _{PLH}	CLK	Q	2.2	6.1	8.5			2.2	9.5	ns
t _{PHL}			3.2	8.6	11.5			3.2	13	
t _{PLH}	CLK	\overline{RCO}	4.7	11.6	15.5			4.7	17.5	ns
t _{PHL}			3.2	8.1	11			3.2	12.5	
t _{PLH}	ENT	\overline{RCO}	1.7	4.1	6			1.7	7	ns
t _{PHL}			1.7	5.6	8			1.7	9	
t _{PLH}	U/ \overline{D} ('F568)	\overline{RCO}	2.7	8.1	11			2.7	12.5	ns
t _{PHL}			3.2	12.1	16			3.2	18	
t _{PLH}	U/ \overline{D} ('F569)	\overline{RCO}	2.7	8.1	11			2.7	12.5	ns
t _{PHL}			3.2	7.6	10.5			3.2	12	
t _{PLH}	CLK	\overline{CCO}	1.7	5.1	7			1.7	8	ns
t _{PHL}			1.2	4.1	6			1.2	7	
t _{PLH}	EN \overline{P} , ENT	\overline{CCO}	1.7	4.6	6.5			1.7	7.5	ns
t _{PHL}			3.2	8.1	11			3.2	12.5	
t _{PHL}	\overline{ACLR}	Q	4.2	9.6	13			4.2	14.5	ns
t _{PZH}	\overline{G}	Q	1.7	5.1	7			1.7	8	ns
t _{PZL}			2.2	5.6	8			2.2	9	
t _{PHZ}	\overline{G}	Q	1	4.6	6.5			1	7.5	ns
t _{PLZ}			1.2	4.1	6			1.2	7	

†For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

NOTE 2: See General Information for load circuits and waveforms.

SN54F620 THRU SN54F623, SN74F620 THRU SN74F623 OCTAL BUS TRANSCEIVERS

D2932, MARCH 1987

- Local Bus-Latch Capability
- Choice of Inverting or Noninverting Logic
- Choice of 3-State or Open-Collector Outputs
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

DEVICE	OUTPUT	LOGIC
'F620	3-State	Inverting
'F621	Open-Collector	Noninverting
'F622	Open-Collector	Inverting
'F623	3-State	Noninverting

description

These octal bus transceivers are designed for asynchronous two-way communications between data buses. The control function implementation allows for maximum flexibility in timing.

These devices allow data transmission from the A bus to the B bus or from the B bus to the A bus depending upon the logic levels at the enable inputs ($\bar{G}BA$ and GAB).

The enable inputs can be used to disable the device so that the buses are effectively isolated.


The dual-enable configuration gives the octal bus transceivers the capability to store data by simultaneous activation of $\bar{G}BA$ and GAB . Each output reinforces its input in this transceiver configuration. When both control inputs are activated and all other data sources to the two sets of bus lines are at high impedance, both sets of bus lines (16 in all) will remain at their last states. The 8-bit codes appearing on the two sets of buses will be identical for 'F621 and 'F623, or complementary for the 'F620 and 'F622.

The SN54F620 through SN54F623 are characterized for operation over the full military temperature range of -55°C to 125°C . The SN74F620 and SN74F623 are characterized for operation from 0°C to 70°C .


FUNCTION TABLE

ENABLE INPUTS		OPERATION	
$\bar{G}BA$	GAB	'F620, 'F622	'F621, 'F623
L	L	\bar{B} data to A bus	B data to A bus
H	H	\bar{A} data to B bus	A data to B bus
H	L	Isolation	Isolation
L	H	\bar{B} data to A bus, \bar{A} data to B bus	B data to A bus, A data to B bus

SN54F' . . . J PACKAGE
SN74' . . . DW OR N PACKAGE
(TOP VIEW)







SN54F' . . . FK PACKAGE
(TOP VIEW)



2
Data Sheets

**SN54F620 THRU SN54F623, SN74F620 THRU SN74F623
OCTAL BUS TRANSCEIVERS**





logic symbols†



†These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SN54F620 THRU SN54F623, SN74F620 THRU SN74F623
OCTAL BUS TRANSCEIVERS

logic diagrams (positive logic)



SN54F620, SN54F623, SN74F620, SN74F623

OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	-0.5 V to 7 V
Input voltage [†]	-1.2 V to 7 V
Input current	-30 mA to 5 mA
Voltage applied to any output in the disabled or power-off state	-0.5 V to 5.5 V
Voltage applied to any output in the high state	-0.5 V to V_{CC}
Current into any output in the low state: SN54F620, SN54F623 (Any A)	40 mA
..... (Any B)	96 mA
SN74F620, SN74F623 (Any A)	128 mA
..... (Any B)	48 mA
Operating free-air temperature range: SN54F620, SN54F623	-55°C to 125°C
SN74F620, SN74F623	0°C to 70°C
Storage temperature range	-65°C to 150°C

[†]The input voltage ratings may be exceeded provided the input current ratings are observed.

2

Data Sheets

recommended operating conditions

		SN54F620			SN74F620			UNIT
		SN54F623			SN74F623			
		MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH}	High-level input voltage	2			2			V
V_{IL}	Low-level input voltage	0.8			0.8			V
I_{IK}	Input clamp current	-18			-18			mA
I_{OH}	High-level output current	Any A		-3	Any B		-3	mA
		Any B		-12	Any A		-15	
I_{OL}	Low-level output current	Any A		20	Any B		24	mA
		Any B		48	Any A		64	
T_A	Operating free-air temperature	-55		125	0		70	°C

SN54F620, SN54F623, SN74F620, SN74F623

OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN54F620 SN54F623		SN74F620 SN74F623		UNIT
				MIN	TYP†	MAX	MIN	
V _{IK}		V _{CC} = 4.5 V,	I _I = -18 mA	-1.2		-1.2		V
V _{OH} ‡	Any A	V _{CC} = 4.5 V	I _{OH} = -1 mA	2.5	3.4	2.5	3.4	V
			I _{OH} = -3 mA	2.4	3.3	2.4	3.3	
	I _{OH} = -3 mA		2.4	3.3	2.4	3.3		
	I _{OH} = -12 mA		2	3.2				
Any B	I _{OH} = -15 mA					2	3.1	
	I _{OH} = -15 mA							
V _{OL}	Any A	V _{CC} = 4.5 V	I _{OL} = 20 mA	0.3 0.5				V
			I _{OL} = 24 mA			0.35	0.5	
	I _{OL} = 48 mA		0.38 0.55					
	I _{OL} = 64 mA				0.42	0.55		
Any B	I _{OL} = 64 mA							
	I _{OL} = 64 mA							
I _I	A and B	V _{CC} = 5.5 V	V _I = 5.5 V	1		1		mA
	GAB or $\overline{\text{G}}\text{BA}$		V _I = 7 V	0.1		0.1		
I _{IH} ‡	A and B	V _{CC} = 5.5 V,	V _I = 2.7 V	70		70		μA
	GAB or $\overline{\text{G}}\text{BA}$			20		20		
I _{IL} ‡	A and B	V _{CC} = 5.5 V,	V _I = 0.5 V	-0.65		-0.65		mA
	GAB or $\overline{\text{G}}\text{BA}$			-0.6		-0.6		
I _{OS} §	Any A	V _{CC} = 5.5 V,	V _O = 0	-60	-150	-60	-150	mA
	Any B			-100	-225	-100	-225	
I _{CC}	'F620	V _{CC} = 5.5	I _{CCH}			70	92	mA
			I _{CCL}			84	110	
			I _{CCZ}			70	92	
	'F623		I _{CCH}			110	40	
			I _{CCL}			110	140	
			I _{CCZ}			99	130	

†All typical values are at V_{CC} = 5 V, T_A = 25°C.

‡For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

§Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

¶For SN74F620 and SN74F623 at V_{CC} = 4.75 V and I_{OH} = -1 mA to -3 mA, V_{OH} min = 2.7 V.

2

Data Sheets

SN54F620, SN54F623, SN74F620, SN74F623
OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

F620 switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = MIN to MAX†			UNIT	
			F620			SN54F620		SN74F620		
			MIN	TYP	MAX	MIN	MAX	MIN		MAX
t _{PLH}	A	B	1.7	4.1	6.5			1.2	7.5	ns
t _{PHL}			1	2.1	4.5			1	5	
t _{PLH}	B	A	1.7	4.1	6.5			1.2	7.5	ns
t _{PHL}			1	2.1	4.5			1	5	
t _{PZH}	G _{BA}	A	2.2	7.1	10.5			1.7	11.5	ns
t _{PZL}			3.2	7.1	10.5			2.7	11.5	
t _{PHZ}	G _{BA}	A	1.7	4.1	7.5			1.2	8	ns
t _{PLZ}			1.2	4.1	7			1	7.5	
t _{PZH}	G _{AB}	B	3.7	7.1	10.5			3.2	11.5	ns
t _{PZL}			3.7	7.1	10			3.2	11	
t _{PHZ}	G _{AB}	B	2.2	6.1	9.5			1.7	10.5	ns
t _{PLZ}			3.2	6.1	9.5			2.7	10.5	

F623 switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = MIN to MAX†			UNIT	
			F623			SN54F623		SN74F623		
			MIN	TYP	MAX	MIN	MAX	MIN		MAX
t _{PLH}	A	B	1.2	3.6	5.5			1.2	6.5	ns
t _{PHL}			2.2	4.6	7			1.7	7.5	
t _{PLH}	B	A	1.2	3.6	5.5			1.2	6.5	ns
t _{PHL}			1.7	4.1	6.5			1.7	7.5	
t _{PZH}	G _{BA}	A	3.1	8.1	10.5			3.1	12	ns
t _{PZL}			2.8	7.1	9.5			2.8	10	
t _{PHZ}	G _{BA}	A	1.7	4.1	6.5			1.7	7.5	ns
t _{PLZ}			1.7	4.1	6.5			1.7	7	
t _{PZH}	G _{AB}	B	2.8	7.6	10			2.8	11.5	ns
t _{PZL}			2.8	6.6	9			2.9	9.5	
t _{PHZ}	G _{AB}	B	2.2	5.6	8.5			2.2	10	ns
t _{PLZ}			3.2	6.6	9			3.2	10	

†For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
 NOTE 2: See General Information for load circuits and waveforms.

SN54F621, SN54F622, SN74F621, SN74F622 OCTAL BUS TRANSCEIVERS WITH OPEN-COLLECTOR OUTPUTS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	-0.5 V to 7 V
Input voltage [†]	-1.2 V to 7 V
Input current	-30 mA to 5 mA
Voltage applied to any output in the high state	-0.5 V to 5.5 V
Current into any output in the low state: SN54F621, SN54F622 (Any A)	40 mA
(Any B)	96 mA
SN74F621, SN74F622 (Any A)	48 mA
(Any B)	128 mA
Operating free-air temperature range: SN54F621, SN54F622	-55°C to 125°C
SN74F621, SN74F622	0°C to 70°C
Storage temperature range	-65°C to 150°C

[†]The input voltage ratings may be exceeded provided the input current ratings are observed.

recommended operating conditions

		SN54F621 SN54F622			SN74F621 SN74F622			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH}	High-level input voltage	2			2			V
V_{IL}	Low-level input voltage			0.8			0.8	V
I_{IK}	Input clamp current			-18			-18	mA
V_{OH}	High-level output voltage			5.5			5.5	V
I_{OL}	Low-level output current	Any A		20			24	mA
		Any B		48			64	
T_A	Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN54F621 SN54F622			SN74F621 SN74F622			UNIT
				MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	
V_{IK}		$V_{CC} = 4.5$ V,	$I_I = -18$ mA			-1.2			-1.2	V
I_{OH}		$V_{CC} = 4.5$ V,	$V_{OH} = 5.5$ V			0.1			0.1	mA
V_{OL}	Any A	$V_{CC} = 4.5$ V	$I_{OL} = 20$ mA		0.3	0.5				V
			$I_{OL} = 24$ mA				0.35	0.5		
	Any B		$I_{OL} = 48$ mA		0.38	0.55				
			$I_{OL} = 64$ mA				0.42	0.55		
I_L	A and B	$V_{CC} = 5.5$ V	$V_I = 5.5$ V			1			1	mA
	GAB or $\overline{G}BA$		$V_I = 7$ V			0.1		0.1		
I_{IH}^{\S}	A and B	$V_{CC} = 5.5$ V	$V_I = 2.7$ V			70			70	μ A
	GAB or $\overline{G}BA$					20		20		
I_{IL}^{\S}	A and B	$V_{CC} = 5.5$ V	$V_I = 0.5$ V			-0.65			-0.65	mA
	GAB or $\overline{G}BA$					-0.6		-0.6		
I_{CC}	F621	$V_{CC} = 5.5$ V	I_{CCH}				105	140	mA	
			I_{CCL}				105	140		
	F622		I_{CCH}				37	48		
			I_{CCL}				68	90		

[‡]All typical values are at $V_{CC} = 5$ V, $T_A = 25^\circ$ C.

[§]For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

2

Data Sheets

SN54F621, SN54F622, SN74F621, SN74F622

OCTAL BUS TRANSCEIVERS WITH OPEN-COLLECTOR OUTPUTS

F621 switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = MIN to MAX†				UNIT
			F621			SN54F621		SN74F621		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	A	B	6	9.5	12	5.5	13	5.5	13	ns
t _{PHL}			2.5	3.8	8	2	8.5	2	8.5	
t _{PLH}			B	A	6	9	12	5.5	12.5	
t _{PHL}	2.5	4			7.5	2	8	2	8	
t _{PLH}	G _{BA}	A	6	10	13.5	5.5	14	5.5	14	ns
t _{PHL}			3.5	6.5	10.5	2.5	11	2.5	11	
t _{PLH}	G _{AB}	B	7	12	15	6	17	6	17	ns
t _{PHL}			3.5	6.5	9.5	3	10	3	10	

F622 switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = MIN to MAX†				UNIT
			F622			SN54F622		SN74F622		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	A	B	7.2	10.6	12.5			7.2	13.5	ns
t _{PHL}			1	3.6	5.5			1	6	
t _{PLH}			B	A	6.7	9.6	12			
t _{PHL}	1	3.1			5			1	5.5	
t _{PLH}	G _{BA}	A	7.2	10.1	12			7.2	12.5	ns
t _{PHL}			4	7.6	10			4	10.5	
t _{PLH}	G _{AB}	B	9.2	12.1	14.5			9.2	15.5	ns
t _{PHL}			4	7.1	9			4	9.5	

†For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
NOTE 2: See General Information for load circuits and waveforms.

General Information

1

Numerical Index

Glossary—TTL Symbols, Terms and Definitions

Explanation of Function Tables

Thermal Information

Parameter Measurement Information

Data Sheets

2

Mechanical Data

3




Mechanical Data

ORDERING INSTRUCTIONS

Electrical characteristics presented in this data book, unless otherwise noted, apply for circuit type(s) listed in the page heading regardless of package. The availability of a circuit function in a particular package is denoted by an alphabetical reference above the pin-connection diagram(s). These alphabetical references refer to mechanical outline drawings shown in this section.

Factory orders for circuits described in this catalog should include a four-part type number as explained in the following example.




[†]These circuits in dual-in-line and "small outline" packages are shipped in one of the carriers shown below. Unless a specific method of shipment is specified by the customer (with possible additional costs), circuits will be shipped in the most practical carrier. Please contact your TI sales representative for the method that will best suit your particular needs.

- "Small Outline" (D, DW)
 Dual-in-Line (J, N)
- A-Channel Plastic Tubing
 - Tape and Reel

MECHANICAL DATA

D plastic "small outline" packages

Each of these "small outline" packages consists of a circuit mounted on a lead frame and encapsulated within a plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. Leads require no additional cleaning or processing when used in soldered assembly.







- NOTES: A. Leads are within 0,25 (0.010) radius of true position at maximum material dimension.
 B. Body dimensions do not include mold flash or protrusion.
 C. Mold flash or protrusion shall not exceed 0,15 (0.006).
 D. Lead tips to be planar within $\pm 0,051$ (0.002) exclusive of solder.

DW plastic "small outline" packages

Each of these "small outline" packages consists of a circuit mounted on a lead frame and encapsulated within a plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. Leads require no additional cleaning or processing when used in soldered assembly.

DW PLASTIC PACKAGE
(20-pin package used for illustration)



DIM \ PINS	PINS			
	16	20	24	28 [†]
A MIN	10,16 (0.400)	12,70 (0.500)	15,29 (0.602)	17,68 (0.696)
A MAX	10,36 (0.408)	12,90 (0.508)	15,49 (0.610)	17,88 (0.704)

ALL LINEAR DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES

- [†]The 28-pin package drawing is presently classified as Advance Information.
- NOTES: A. Leads are within 0,25 (0.010) radius of true position at maximum material dimension.
 B. Body dimensions do not include mold flash or protrusion.
 C. Mold flash or protrusion shall not exceed 0,15 (0.006).
 D. Lead tips to be planar within ±0,051 (0.002) exclusive of solder.


MECHANICAL DATA

FD and FK leadless ceramic chip carrier packages

Each of these hermetically sealed chip carrier packages has a three-layer ceramic base with a metal lid and braze seal. The packages are intended for surface mounting on solder lands on 1,27 (0.050-inch) centers. Terminals require no additional cleaning or processing when used in soldered assembly.


FK package terminal assignments conform to JEDEC standards 1, 2, and 11.

44-TERMINAL FD and FK



FD AND FK PACKAGES

NO. OF TERMINALS	A		B	C	
	MIN	MAX	MAX	MIN	MAX
20	8.69 (0.342)	9.09 (0.358)	9.09 (0.358)	1.63 (0.064)	2.03 (0.080)
28	11.23 (0.442)	11.63 (0.458)	11.63 (0.458)	1.63 (0.064)	2.03 (0.080)
44	16.26 (0.640)	16.76 (0.660)	14.22 (0.560)	1.75 (0.069)	3.05 (0.120)
52	18.78 (0.739)	19.33 (0.761)	14.22 (0.560)	2.08 (0.082)	3.05 (0.120)
68	23.83 (0.938)	24.43 (0.962)	21.89 (0.862)	2.08 (0.082)	3.05 (0.120)
84	28.83 (1.135)	29.59 (1.165)	27.05 (1.065)	2.08 (0.082)	3.05 (0.120)





ALL LINEAR DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES

NOTE A: The checkerboard pattern is aligned vertically with the contact pads and is symmetrical horizontally as shown; it is applicable to some 44-terminal packages only.

J ceramic dual-in-line package

This hermetically sealed dual-in-line package consists of a ceramic base, ceramic cap, and a lead frame. Hermetic sealing is accomplished with glass. The package is intended for insertion in mounting-hole rows on 7,62 (0.300) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Tin-plated ("bright-dipped") leads require no additional cleaning or processing when used in soldered assembly.



NOTE A: Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.




Mechanical Data

MECHANICAL DATA

J ceramic dual-in-line package


This hermetically sealed dual-in-line package consists of a ceramic base, ceramic cap, and a lead frame. Hermetic sealing is accomplished with glass. The package is intended for insertion in mounting-hole rows on 7,62 (0.300) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Tin-plated ("bright-dipped") leads require no additional cleaning or processing when used in soldered assembly.



NOTE A: Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.

J ceramic dual-in-line package

This hermetically sealed dual-in-line package consists of a ceramic base, ceramic cap, and a lead frame. Hermetic sealing is accomplished with glass. The package is intended for insertion in mounting-hole rows on 7,62 (0.300) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Tin-plated ("bright-dipped") leads require no additional cleaning or processing when used in soldered assembly.



NOTE A: Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.




MECHANICAL DATA

JT ceramic dual-in-line package

This hermetically sealed dual-in-line package consists of a ceramic base, ceramic cap, and a lead frame. Hermetic sealing is accomplished with glass. The package is intended for insertion in mounting-hole rows on 7,62 (0.300) centers. Once the pins are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Tin-plated ("bright-dipped") pins require no additional cleaning or processing when used in soldered assembly.



NOTE: For 24-pin packages, if no second letter or row spacing is specified, the package is assumed to have 15,24 (0.600) row spacing.



NOTE A: Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.

N plastic dual-in-line package

This dual-in-line package consists of a circuit mounted on a lead frame and encapsulated within an electrically nonconductive plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. The package is intended for insertion in mounting-hole rows on 7,62 (0.300) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Leads require no additional cleaning or processing when used in soldered assembly.




- NOTES: A. Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.
 B. This dimension does not apply for solder-dipped leads.
 C. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0,51 (0.020) above seating plane.




MECHANICAL DATA

N plastic dual-in-line package

This dual-in-line package consists of a circuit mounted on a lead frame and encapsulated within an electrically nonconductive plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. The package is intended for insertion in mounting-hole rows on 7,62 (0.300) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Leads require no additional cleaning or processing when used in soldered assembly.





- NOTES: A. Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.
 B. This dimension does not apply for solder-dipped leads.
 C. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0,51 (0.020) above seating plane.



N plastic dual-in-line package

This dual-in-line package consists of a circuit mounted on a lead frame and encapsulated within an electrically nonconductive plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. The package is intended for insertion in mounting-hole rows on 7,62 (0.300) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Leads require no additional cleaning or processing when used in soldered assembly.




NOTES: A. Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.
 B. This dimension does not apply for solder-dipped leads.
 C. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0,51 (0.020) above seating plane.

MECHANICAL DATA

NT plastic dual-in-line package

This dual-in-line package consists of a circuit mounted on a lead frame and encapsulated within an electrically nonconductive plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. The package is intended for insertion in mounting-hole rows on 7,62 (0.300) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Leads require no additional cleaning or processing when used in soldered assembly.

NOTE: For all except 24-pin packages, the letter N is used by itself since only the 24-pin package is available in more than one row-spacing. For the 24-pin package, the 7,62 (0.300) version is designated NT; the 15,24 (0.600) version is designated NW. If no second letter or row-spacing is specified, the package is assumed to have 15,24 (0.600) row-spacing.



- NOTES:
- A. Each pin centerline is located within 0,25 (0,010) of its true longitudinal position.
 - B. This dimension does not apply for solder-dipped leads.
 - C. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0,51 (0,020) above seating plane.

3

Mechanical Data

NOTES

NOTES

NOTES

NOTES

TI Sales Offices

ALABAMA: Huntsville (205) 837-7530.
ARIZONA: Phoenix (602) 995-1007; Tucson (602) 624-3276.
CALIFORNIA: Irvine (714) 660-8187; Sacramento (916) 928-1521; San Diego (619) 278-9601; Santa Clara (408) 980-9000; Torrance (213) 217-7010; Woodland Hills (818) 704-7759.
COLORADO: Aurora (303) 368-8000.
CONNECTICUT: Wallingford (203) 269-0074.
FLORIDA: Ft. Lauderdale (305) 973-8502; Maitland (305) 660-4600; Tampa (813) 870-6420.
GEORGIA: Norcross (404) 662-7900.
ILLINOIS: Arlington Heights (312) 640-2925.
INDIANA: Ft. Wayne (219) 424-5174; Indianapolis (317) 248-8555.
IOWA: Cedar Rapids (319) 395-9550.
MARYLAND: Baltimore (301) 944-8600.
MASSACHUSETTS: Waltham (617) 895-9100.
MICHIGAN: Farmington Hills (313) 553-1500; Grand Rapids (616) 957-4200.
MINNESOTA: Eden Prairie (612) 828-9300.
MISSOURI: Kansas City (816) 523-2500; St. Louis (314) 569-7600.
NEW JERSEY: Iselin (201) 750-1050.
NEW MEXICO: Albuquerque (505) 345-2555.
NEW YORK: East Syracuse (315) 463-9291; Melville (516) 454-6600; Pittsford (716) 385-6770; Poughkeepsie (914) 473-2900.
NORTH CAROLINA: Charlotte (704) 527-0930; Raleigh (919) 876-2725.
OHIO: Beachwood (216) 464-8100; Dayton (513) 258-3877.
OREGON: Beaverton (503) 643-6758.
PENNSYLVANIA: Ft. Washington (215) 643-6450.
PUERTO RICO: Hato Rey (809) 753-8700.
TEXAS: Austin (512) 250-7655; Houston (713) 778-6592; Richardson (214) 680-5082; San Antonio (512) 496-1779.
UTAH: Murray (801) 266-8972.
VIRGINIA: Fairfax (703) 849-1400.
WASHINGTON: Redmond (206) 881-3080.
WISCONSIN: Brookfield (414) 785-7140.
CANADA: Nepean, Ontario (613) 726-1970; Richmond Hill, Ontario (416) 884-9181; St. Laurent, Quebec (514) 335-8392.

TI Regional Technology Centers

CALIFORNIA: Irvine (714) 660-8140; Santa Clara (408) 748-2220.
GEORGIA: Norcross (404) 662-7945.
ILLINOIS: Arlington Heights (312) 640-2909.
MASSACHUSETTS: Waltham (617) 895-9197.
TEXAS: Richardson (214) 680-5066.
CANADA: Nepean, Ontario (613) 726-1970

Customer Response Center

TOLL FREE: (800) 232-3200
OUTSIDE USA: (214) 995-6611
(8:00 a.m. — 5:00 p.m. CST)

TI Distributors

TI AUTHORIZED DISTRIBUTORS IN USA

Arrow Electronics
General Radio Supply Company
Graham Electronics
Hall-Mark Electronics
Kierulff Electronics
Marshall Industries
Milgray Electronics
Newark Electronics
Schweber Electronics
Time Electronics
Wyle Laboratories
Zeus Component, Inc. (Military)

TI AUTHORIZED DISTRIBUTORS IN CANADA

Arrow Electronics Canada
Future Electronics

TI AUTHORIZED DISTRIBUTORS IN USA

— OBSOLETE PRODUCT ONLY —
Rochester Electronics, Inc.
Newburyport, Massachusetts
(617) 462-9332

ALABAMA: Arrow (205) 837-6955; Hall-Mark (205) 837-6700; Kierulff (205) 883-6070; Marshall (205) 845-3535; Schweber (205) 895-0480.

ARIZONA: Arrow (602) 968-4800; Hall-Mark (602) 437-1200; Kierulff (602) 437-0750; Marshall (602) 968-6181; Schweber (602) 997-4874; Wyle (602) 866-2888.

CALIFORNIA: Los Angeles/Orange County: Arrow (818) 701-7500, (714) 838-5422; Hall-Mark (818) 716-7300, (714) 669-4700, (213) 217-8400; Kierulff (714) 225-0325, (714) 731-5711, (714) 220-6300; (818) 407-2500; Marshall (818) 407-0101, (818) 442-7204, (714) 458-5395; Schweber (818) 999-4702; (714) 863-0200; (213) 327-8409; Wyle (213) 322-8100, (818) 880-9001, (714) 863-9953; Zeus (714) 632-6880; Sacramento: Hall-Mark (916) 722-8600; Marshall (916) 635-9700; Schweber (916) 929-9732; Wyle (916) 638-6282.

San Diego: Arrow (619) 565-4800; Hall-Mark (619) 268-1201; Kierulff (619) 278-2112; Marshall (619) 578-9600; Schweber (619) 450-0454; Wyle (619) 565-9171.
San Francisco Bay Area: Arrow (408) 745-6600; (415) 487-4600; Hall-Mark (408) 946-0900; Kierulff (408) 971-2600; Marshall (408) 943-4600; Schweber (408) 946-7171; Wyle (408) 727-2500; Zeus (408) 998-5121.

COLORADO: Arrow (303) 696-1111; Hall-Mark (303) 790-1662; Kierulff (303) 790-4444; Marshall (303) 451-8444; Schweber (303) 799-0258; Wyle (303) 457-9993.

CONNECTICUT: Arrow (203) 265-7741; Hall-Mark (203) 269-0100; Kierulff (203) 265-1115; Marshall (203) 265-3822; Milgray (203) 795-0714; Schweber (203) 748-7080.

FLORIDA: Ft. Lauderdale: Arrow (305) 429-8200; Hall-Mark (305) 971-9280; Kierulff (305) 486-4004; Marshall (305) 928-0661; Schweber (305) 977-7151.
Orlando: Arrow (305) 725-1480; Hall-Mark (305) 855-4020; Marshall (305) 841-1878; Milgray (305) 647-5747; Schweber (305) 331-7555; Zeus (305) 365-3000.
Tampa: Arrow (813) 576-8995; Hall-Mark (813) 530-4643; Kierulff (813) 576-1966.

GEORGIA: Arrow (404) 449-8252; Hall-Mark (404) 447-8000; Kierulff (404) 447-6252; Marshall (404) 923-5750; Schweber (404) 449-9170.

ILLINOIS: Arrow (312) 397-3440; Hall-Mark (312) 860-3800; Kierulff (312) 250-0500; Marshall (312) 490-0155; Newark (312) 784-5100; Schweber (312) 364-3750.



TEXAS INSTRUMENTS

INDIANA: Indianapolis: Arrow (317) 243-9353; Graham (317) 634-8202; Hall-Mark (317) 872-8875; Marshall (317) 297-0483; Ft. Wayne: Graham (219) 423-3422.

IOWA: Arrow (319) 395-7230; Schweber (319) 373-1417.

KANSAS: Kansas City: Arrow (913) 541-9542; Hall-Mark (913) 888-4747; Marshall (913) 492-3121; Schweber (913) 492-2921.

MARYLAND: Arrow (301) 995-0003; Hall-Mark (301) 988-9800; Kierulff (301) 840-1155; Milgray (301) 995-6169; Marshall (301) 840-9450; Schweber (301) 840-5900; Zeus (301) 997-1118.

MASSACHUSETTS: Arrow (617) 933-8130; Hall-Mark (617) 667-0902; Kierulff (617) 667-8331; Marshall (617) 658-0810; Schweber (617) 275-5100, (617) 657-0760; Time (617) 532-6200; Zeus (617) 863-8800.

MICHIGAN: Detroit: Arrow (313) 971-8220; Marshall (313) 525-5850; Newark (313) 967-0600; Schweber (313) 525-8100; Grand Rapids: Arrow (616) 243-0912.

MINNESOTA: Arrow (612) 830-1800; Hall-Mark (612) 941-2600; Kierulff (612) 941-7500; Marshall (612) 559-2211; Schweber (612) 941-5280.

MISSOURI: St. Louis: Arrow (314) 567-6888; Hall-Mark (314) 291-5350; Kierulff (314) 997-4956; Schweber (314) 739-0526.

NEW HAMPSHIRE: Arrow (603) 668-6968; Schweber (603) 625-2250.

NEW JERSEY: Arrow (201) 575-5300, (609) 596-8000; General Radio (609) 964-8560; Hall-Mark (201) 575-4415, (609) 235-1900; Kierulff (201) 575-6750, (609) 235-1444; Marshall (201) 862-6320, (609) 234-9100; Milgray (609) 983-5010; Schweber (201) 227-7880.

NEW MEXICO: Arrow (505) 243-4566.

NEW YORK: Long Island: Arrow (516) 231-1000; Hall-Mark (516) 737-0600; Marshall (516) 273-2053; Milgray (516) 420-9800; Schweber (516) 334-7474; Zeus (914) 937-7400.

Rochester: Arrow (716) 427-0300; Marshall (716) 235-7620; Schweber (716) 424-2222; Syracuse: Marshall (607) 799-1611.

NORTH CAROLINA: Arrow (919) 876-3132, (919) 725-8711; Hall-Mark (919) 872-0712; Kierulff (919) 872-8410; Marshall (919) 878-9882; Schweber (919) 876-0000.

OHIO: Cleveland: Arrow (216) 248-3990; Hall-Mark (216) 349-4632; Kierulff (216) 831-5222; Marshall (216) 248-7838; Schweber (216) 484-2970.

Columbus: Arrow (614) 885-8362; Hall-Mark (614) 888-3313; Dayton: Arrow (513) 435-5663; Graham (513) 435-6666; Kierulff (513) 439-0045; Marshall (513) 236-8088; Schweber (513) 439-1800.

OKLAHOMA: Arrow (918) 665-7700; Kierulff (918) 252-7537; Schweber (918) 622-8000.

OREGON: Arrow (503) 684-1690; Kierulff (503) 641-9153; Wyle (503) 640-6000; Marshall (503) 644-5050.

PENNSYLVANIA: Arrow (412) 856-7000, (215) 928-1800; General Radio (215) 922-7037; Schweber (215) 441-0600, (412) 782-1600.

TEXAS: Austin: Arrow (512) 835-4180; Hall-Mark (512) 258-8848; Kierulff (512) 835-2090; Marshall (512) 837-1931; Schweber (512) 458-8253; Wyle (512) 834-9957.

Dallas: Arrow (214) 380-6464; Hall-Mark (214) 553-4300; Kierulff (214) 343-2400; Marshall (214) 233-6200; Schweber (214) 661-5010; Wyle (214) 235-9953; Zeus (214) 783-7010; Houston: Arrow (713) 530-4700; Hall-Mark (713) 781-6100; Kierulff (713) 530-7030; Marshall (713) 865-9200; Schweber (713) 784-3600; Wyle (713) 879-9953.

UTAH: Arrow (801) 972-0404; Hall-Mark (801) 972-1008; Kierulff (801) 973-6913; Marshall (801) 485-1551; Wyle (801) 974-9953.

WASHINGTON: Arrow (206) 643-4800; Kierulff (206) 575-4420; Wyle (206) 453-8300; Marshall (206) 747-9100.

WISCONSIN: Arrow (414) 792-0150; Hall-Mark (414) 797-7844; Kierulff (414) 784-8160; Marshall (414) 797-8400; Schweber (414) 784-9020.

CANADA: Calgary: Future (403) 235-5325; Edmonton: Future (403) 438-2825; Montreal: Arrow Canada (514) 735-5511; Future (514) 694-7710.

Ottawa: Arrow Canada (613) 226-6903; Future (613) 820-8313;

Quebec City: Arrow Canada (418) 687-4231; Toronto: Arrow Canada (416) 661-0220; Future (416) 638-4771; Vancouver: Future (604) 294-1166; Winnipeg: Future (204) 339-0554

TI Worldwide Sales Offices

ALABAMA: Huntsville: 500 Wynn Drive, Suite 514, Huntsville, AL 35805, (205) 837-7530.

ARIZONA: Phoenix: 8825 N. 23rd Ave., Phoenix, AZ 85021, (602) 995-1007.

CALIFORNIA: Irvine: 17891 Cartwright Rd., Irvine, CA 92714, (714) 660-8187; Sacramento: 1900 Point West Way, Suite 171, Sacramento, CA 95815, (916) 929-1521; San Diego: 4333 View Ridge Ave., Suite B, San Diego, CA 92123, (619) 278-9601; Santa Clara: 5353 Betsy Ross Dr., Santa Clara, CA 95054, (408) 980-9000; Torrance: 690 Knox St., Torrance, CA 90502, (213) 217-7100; Woodland Hills: 21220 Erwin St., Woodland Hills, CA 91367, (818) 704-7759.

COLORADO: Aurora: 1400 S. Potomac Ave., Suite 101, Aurora, CO 80012, (303) 368-8000.

CONNECTICUT: Wallingford: 9 Barnes Industrial Park Rd., Barnes Industrial Park, Wallingford, CT 06492, (203) 269-0074.

FLORIDA: Ft. Lauderdale: 2765 N.W. 52nd St., Ft. Lauderdale, FL 33309, (305) 973-8502; Maitland: 2601 Maitland Center Parkway, Maitland, FL 32751, (305) 660-6600; Tampa: 5010 W. Kennedy Blvd., Suite 101, Tampa, FL 33609, (813) 870-6420.

GEORGIA: Norcross: 5515 Spalding Drive, Norcross, GA 30092, (404) 662-7900.

ILLINOIS: Arlington Heights: 515 W. Algonquin, Arlington Heights, IL 60005, (312) 640-2925.

INDIANA: Ft. Wayne: 2020 Inwood Dr., Ft. Wayne, IN 46815, (219) 424-5174; Indianapolis: 2348 S. Lynhurst, Suite J-400, Indianapolis, IN 46241, (317) 248-6555.

IOWA: Cedar Rapids: 373 Collins Rd. NE, Suite 200, Cedar Rapids, IA 52402, (319) 399-9550.

MARYLAND: Baltimore: 1 Rutherford Pl., 7133 Rutherford Rd., Baltimore, MD 21207, (301) 944-8600.

MASSACHUSETTS: Waltham: 504 Totten Pond Rd., Waltham, MA 02154, (617) 895-9100.

MICHIGAN: Farmington Hills: 33737 W. 12 Mile Rd., Farmington Hills, MI 48018, (313) 553-1500.

MINNESOTA: Eden Prairie: 11000 W. 78th St., Eden Prairie, MN 55344, (612) 828-9300.

MISSOURI: Kansas City: 8080 Ward Pkwy., Kansas City, MO 64114, (816) 523-2500; St. Louis: 11816 Borman Drive, St. Louis, MO 63146, (314) 569-7600.

NEW JERSEY: Iselin: 485E U.S. Route 1 South, Parkway Towers, Iselin, NJ 08830, (201) 750-1050.

NEW MEXICO: Albuquerque: 2820-D Broadbent Pkwy NE, Albuquerque, NM 87107, (505) 345-2555.

NEW YORK: East Syracuse: 6365 Collamer Dr., East Syracuse, NY 13057, (315) 463-9291; Endicott: 112 Nanticoke Ave., P.O. Box 618, Endicott, NY 13760, (607) 754-3900; Melville: 1 Huntington Quadrangle, Suite 3C10, P.O. Box 2938, Melville, NY 11747, (516) 454-6600; Pittsford: 2851 Clover St., Pittsford, NY 14534, (716) 395-6770; Poughkeepsie: 385 South Rd., Poughkeepsie, NY 12601, (914) 473-2900.

NORTH CAROLINA: Charlotte: 8 Woodlawn Green, Woodlawn Rd., Charlotte, NC 28210, (704) 527-0930; Raleigh: 2809 Highwoods Blvd., Suite 100, Raleigh, NC 27625, (919) 876-2725.

OHIO: Beachwood: 23408 Commerce Park Rd., Beachwood, OH 44122, (216) 464-8100; Dayton: Kingsley Bldg., 4124 Linden Ave., Dayton, OH 45432, (513) 258-3877.

OREGON: Beaverton: 6700 SW 105th St., Suite 110, Beaverton, OR 97005, (503) 643-6758.

PENNSYLVANIA: Ft. Washington: 260 New York Dr., Ft. Washington, PA 19034, (215) 643-6450; Coraopolis: 420 Rouser Rd., 3 Airport Office Park, Coraopolis, PA 15108, (412) 771-8550.

PUERTO RICO: Hato Rey: Mercantill Plaza Bldg., Suite 505, Hato Rey, PR 00919, (809) 753-8700.

TEXAS: Austin: P.O. Box 2909, Austin, TX 78769, (512) 250-7655; Richardson: 1001 E. Campbell Rd., Richardson, TX 75080.

(214) 680-5082; Houston: 9100 Southwest Fwy., Suite 237, Houston, TX 77036, (713) 778-6592; San Antonio: 1000 Central Parkway South, San Antonio, TX 78232, (512) 496-1779.

UTAH: Murray: 5201 South Green SE, Suite 200, Murray, UT 84107, (801) 266-8972.

VIRGINIA: Fairfax: 2750 Prosperity, Fairfax, VA 22031, (703) 949-1400.

WASHINGTON: Redmond: 6010 148th NE, Bldg B, Suite 107, Redmond, WA 98052, (206) 881-3080.

WISCONSIN: Brookfield: 460 N. Sunny Slope, Suite 150, Brookfield, WI 53005, (414) 785-7140.

CANADA: Nepean: 301 Moodie Drive, Mallon Center, Nepean, Ontario, Canada, K2H9C4, (613) 726-1970; Richmond Hill: 280 Centre St. E., Richmond Hill L4C1B1, Ontario, Canada (416) 884-9181; St. Laurent: Ville St. Laurent Quebec, 9450 Trans Canada Hwy., St. Laurent, Quebec, Canada HAS1R7, (514) 335-8392.

ARGENTINA: Texas Instruments Argentina S.A.I.C.F.: Esmeralda 130, 15th Floor, 1035 Buenos Aires, Argentina, 1+394-3008.

AUSTRALIA (& NEW ZEALAND): Texas Instruments Australia Ltd.: 6-10 Talavera Rd., North Ryde (Sydney), New South Wales, Australia 2113, 2+687-1122; 5th Floor, 418 St. Kilda Road, Melbourne, Victoria, Australia 3004, 3+267-4677; 171 Philip Highway, Elizabeth, South Australia 5112, 8+255-2066.

AUSTRIA: Texas Instruments Ges.m.b.H.: Industriestrasse B/16, A-2345 Brunn/Gebrige, 2236-846210.

BELGIUM: Texas Instruments N.V. Belgium S.A.: Mercure Centre, Raketstraat 100, Rue de la Fusee, 1130 Brussels, Belgium, 2/720 8000.

BRAZIL: Texas Instruments Electronicos do Brasil Ltda.: Rua Paes Leme, 5247 Andar Pinheiros, 05424 Sao Paulo, Brazil, 0815-6166.

DENMARK: Texas Instruments A/S, Mairelundvej 46E, DK-2730 Herlev, Denmark, 2-91 74 00.

FINLAND: Texas Instruments Finland OY: Teollisuuskatu 19D 00511 Helsinki 51, Finland, (90) 701-3133.

FRANCE: Texas Instruments France: Headquarters and Prod. Plant, BP 05, 06270 Villeneuve-Loubet, (33) 20-01-01; Paris Office, BP 67 8-10 Avenue Morane-Saulnier, 78141 Vélizy-Villacoublay, (33) 946-97-12; Lyon Sales Office, L'Orée D'Eculluy, Batiment B, Chemin de la Forestiere, 69130 Eculluy, (7) 833-04-40; Strasbourg Sales Office, Le Sebastopol 3, Quai Kieber, 67055 Strasbourg Cedex, (80) 22-12-66; Rennes, 23-25 Rue du Puits Mauget, 35100 Rennes, (99) 31-54-86; Toulouse Sales Office, La Perlepe—2, Chemin du Pigeonnier de la Capeliere, 31100 Toulouse, (61) 44-18-19; Marseille Sales Office, Noliy Paradis—146 Rue Paradis, 13006 Marseille, (91) 37-25-30.



TEXAS INSTRUMENTS

GERMANY (Fed. Republic of Germany): Texas Instruments Deutschland GmbH: Hagerstrasse 1, D-8050 Freising, 8161+80-4591; Kurfuertendamm 195/196, D-1000 Berlin 15, 30+862-7365; III, Hagen 43/Kloibelstrasse, 19, D-4300 Essen, 201-24250; Frankfurter Allee 6-8, D-8236 Eschborn 1, 06196+8070; Hamburgerstrasse 11, D-2000 Hamburg 76, 040+220-1154; Kirchhorsterstrasse 2, D-3000 Hannover 51, 511+646021; Maybachstrasse 11, D-7302 Ostfildern 2-Nellingen, 711+547001; Mixlirgung 19, D-2000 Hamburg 60, 40+637+0061; Postfach 1309, Roonstrasse 16, D-5400 Koblenz, 261+35044.

HONG KONG (+ PEOPLES REPUBLIC OF CHINA): Texas Instruments Asia Ltd., 9th Floor, World Shipping Ctr., Harbour City, 7 Canton Rd., Kowloon, Hong Kong, 3+722-1223.

IRELAND: Texas Instruments (Ireland) Limited: Brewery Rd., Stillorgan, County Dublin, Eire, 1 831311.

ITALY: Texas Instruments Semiconduttori Italia Spa: Viale Delle Scienze, 1, 02015 Cittaducale (Rieti), Italy, 746 694-1; Via Salaria KM 24 (Palazzo Cosma), Monterotondo Scalo (Rome), Italy, 6+9003241; Viale Europa, 38-44, 20093 Cologno Monzese (Milano), 2 2532541; Corso Svizzera, 185, 10100 Torino, Italy, 11 7714545; Via J. Barozzi 6, 40100 Bologna, Italy, 51 355851.

JAPAN: Texas Instruments Asia Ltd.: 4F Aoyama Fuyi Bldg., 6-12, Kita Aoyama 3-Chome, Minato-ku, Tokyo, Japan 107, 3-498-2111; Osaka Branch, 5F, Nishino Iwai Bldg., 30 Imabashi 3-Chome, Higashi-ku, Osaka, Japan 541, 06-204-1881; Nagoya Branch, 7F Daini Toyota West Bldg., 10-27, Meieki 4-Chome, Nakamura-ku Nagoya, Japan 460, 52-583-8691.

KOREA: Texas Instruments Supply Co.: 3rd Floor, Samon Bldg., Yuksam-Dong, Gangnam-ku, 135 Seoul, Korea, 2+462-8001.

MEXICO: Texas Instruments de Mexico S.A.: Mexico City, Av. Reforma No. 450 — 10th Floor, Mexico, D.F., 06600, 5+514-3003.

MIDDLE EAST: Texas Instruments No. 13, 1st Floor Mannal Bldg., Diplomatic Area, P.O. Box 26335, Manama Bahrain, Arabian Gulf, 973+2746681.

NETHERLANDS: Texas Instruments Holland B.V., P.O. Box 12995, (Bullewijk) 1100 CB Amsterdam, Zuid-Oost, Holland 20+5602911.

NORWAY: Texas Instruments Norway A/S: PB106, Refstad 131, Oslo 1, Norway, (2) 155690.

PHILIPPINES: Texas Instruments Asia Ltd.: 14th Floor, B-A Lepanto Bldg., 8747 Paseo de Roxas, Makati, Metro Manila, Philippines, 2+8189987.

PORTUGAL: Texas Instruments Equipamento Electronico (Portugal) Lda.: Rua Eng. Frederico Ulrich, 2650 Moreira Da Maia, 4470 Maia, Portugal, 2-948-1003.

SINGAPORE (+ INDIA, INDONESIA, MALAYSIA, THAILAND): Texas Instruments Asia Ltd.: 12 Lorong Bakar Batu, Unit 01-02, Kolam Ayer Industrial Estate, Republic of Singapore, 747-2255.

SPAIN: Texas Instruments Espana, S.A.: C/Jose Lizardo Galiciano No. 6, Madrid 16, 11458-14.58.

SWEDEN: Texas Instruments International Trade Corporation (Sveigefillien): Box 39103, 10054 Stockholm, Sweden, 8-235480.


SWITZERLAND: Texas Instruments, Inc., Reidstrasse 6, CH-8953 Dietikon (Zuerich) Switzerland, 1-740 2220.

TAIWAN: Texas Instruments Supply Co.: Room 903, 205 Tun Hwan Rd., 71 Sung-Kiang Road, Taipei, Taiwan, Republic of China, 2+521-9321.

UNITED KINGDOM: Texas Instruments Limited: Manton Lane, Bedford, MK41 7PA, England, 0234 67468; St. James House, Wellington Road North, Stockport, SK4 2RT, England, 61+442-7162.

BM





TEXAS
INSTRUMENTS