

BiCMOS Bus Interface Logic

Data Book

General Information

1

BiCMOS Circuits

2

Mechanical Data

3

BiCMOS Bus Interface Logic
Data Book



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to or to discontinue any semiconductor product or service identified in this publication without notice. TI advises its customers to obtain the latest version of the relevant information to verify, before placing orders, that the information being relied upon is current.

TI warrants performance of its semiconductor products to current specifications in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Unless mandated by government requirements, specific testing of all parameters of each device is not necessarily performed.

TI assumes no liability for TI applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Information contained in this databook supersedes all data for this technology published by TI in the United States of America before July 1989.

Copyright © 1989, Texas Instruments Incorporated

Printed in U.S.A.

Revised July 1989

INTRODUCTION

The new BiCMOS bus interface family from Texas Instruments can reduce system power consumption by up to 25% while maintaining enhanced speed and output drive. This family's combination of bipolar and CMOS technologies permits high-speed switching and drive currents of 24- or 64 mA for commercial applications and 20 or 48 mA for military applications, which are necessary for the high-capacitive loads and backplanes found in today's systems:

The BiCMOS family of bus interface products is designated SN54/74BCT, which includes latches, buffers, drivers, and transceivers to provide pin-for-pin compatibility for easy upgrades.

Features and benefits include:

- Advanced bipolar performance—supports 25- to 30-MHz cycle times
- Ability to drive high-capacitive loads:
 - 24- or 64-mA output drive current (commercial)
 - 20- or 48-mA output drive current (military)
- Low power consumption—approximately 95% power savings over bipolar devices
- Pin-for-pin compatibility with industry-standard functions

This book provides pertinent technical information on available BCT devices. Additionally, the General Information Section contains an alphanumerical index, functional index, and other useful information.

For more information on Texas Instruments BiCMOS bus interface products, please contact your local TI field sales office or authorized distributor, or call Texas Instruments at 1-800-232-3200.

General Information

1

BiCMOS Circuits

2

Mechanical Data

3

Contents

	<i>Page</i>
Numerical Index	1-3
Functional Index	1-5
Glossary	1-7
Explanation of Function Tables	1-10
D Flip-Flop and Latch Signal Conventions	1-12
Thermal Information	1-13

Device Type	Page No.	Device Type	Page No.
SN54BCT125	2-5	SN74BCT2827A	2-91
SN54BCT126	2-5	SN74BCT2828A	2-91
SN54BCT240	2-11	SN74BCT8244	2-156
SN54BCT241	2-15	SN74BCT8245	2-170
SN54BCT244	2-19	SN54BCT25240	†
SN54BCT245	2-23	SN54BCT25241	†
SN54BCT299	†	SN54BCT25244	†
SN54BCT323	†	SN54BCT25245	†
SN54BCT373	2-27	SN54BCT25620	†
SN54BCT374	2-32	SN54BCT25621	†
SN54BCT455	†	SN54BCT25622	†
SN54BCT456	†	SN54BCT25623	†
SN54BCT533	†	SN54BCT25640	†
SN54BCT534	2-50	SN54BCT25641	†
SN54BCT540	2-37	SN54BCT25642	†
SN54BCT541	2-41	SN54BCT25756	†
SN54BCT543	2-45	SN54BCT25757	†
SN54BCT544	2-147	SN54BCT25760	†
SN54BCT563	†	SN74BCT29818	†
SN54BCT564	†	SN74BCT29821	2-184
SN54BCT573	†	SN74BCT29822	2-184
SN54BCT574	†	SN74BCT29823	2-190
SN54BCT820A	2-55	SN74BCT29824	2-190
SN54BCT823	2-60	SN54BCT29825	†
SN54BCT840	2-65	SN54BCT29826	†
SN54BCT846	†	SN74BCT29827A	2-96
SN54BCT848	†	SN74BCT29828A	2-96
SN54BCT851	†	SN74BCT29833	2-101
SN54BCT852	2-69	SN74BCT29834	2-101
SN54BCT857	†	SN74BCT29841	2-197
SN54BCT756	2-152	SN74BCT29842	2-197
SN54BCT757	†	SN74BCT29843	2-108
SN54BCT760	2-75	SN74BCT29844	2-108
SN54BCT819	†	SN74BCT29845	2-115
SN54BCT956	†	SN74BCT29846	2-115
SN54BCT957	†	SN74BCT29853	2-122
SN54BCT958	†	SN74BCT29854	2-122
SN54BCT959	†	SN74BCT29861A	2-129
SN54BCT2240	2-79	SN74BCT29862A	2-129
SN54BCT2241	2-83	SN74BCT29863A	2-135
SN54BCT2244	2-87	SN74BCT29864A	2-135
SN54BCT2410	†	SN64BCT540	2-143
SN54BCT2411	†		

† For more information on these devices, contact the factory.

LINE DRIVERS AND BUS TRANSCEIVERS

BUFFERS AND DRIVERS WITH OPEN-COLLECTOR OUTPUTS

DESCRIPTION	NUMBER OF BITS	DEVICE TYPE	AVAILABLE
Noninverting Buffers, Drivers	8	'757	▲
		'760	●
Inverting Buffers, Drivers	8	'756	▲

25-Ω DRIVERS WITH OPEN-COLLECTOR OUTPUTS

DESCRIPTION	NUMBER OF BITS	DEVICE TYPE	AVAILABLE
Noninverting Buffers, Drivers	8	'25757	▲
		'25760	▲
Inverting Buffers, Drivers	8	'25756	▲

BUFFERS AND DRIVERS WITH 3-STATE OUTPUTS

DESCRIPTION	NUMBER OF BITS	DEVICE TYPE	AVAILABLE
Quad Buffers/ Drivers with Independent Output Controls	4	'125	●
		'126	●
Noninverting Buffers/Drivers	8	'241	●
		'244	●
W/Symmetrical G Inputs		'541	●
Inverting Buffers/Drivers	8	'240	●
		'540	●
Noninverting Buffers/Drivers	10	'2827A	●
		'29827A	●
Inverting Buffers/Drivers	10	'2828A	●
		'29828A	●

25-Ω LINE DRIVERS WITH 3-STATE OUTPUTS

DESCRIPTION	NUMBER OF BITS	TYPE OF LOGIC	DEVICE TYPE	AVAILABLE
Buffers/Drivers	8	True	'25241	▲
W/Symmetrical G Inputs		True	'25244	▲
Buffers/Drivers	8	Inverting	'25240	▲

SPECIAL BUFFERS/DRIVERS

DESCRIPTION	NUMBER OF BITS	TYPE OF LOGIC	DEVICE TYPE	AVAILABLE
Buffers/Drivers with Parity Checker/ Generator	8	Inverting	'455	▲
		True	'456	▲

BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

DESCRIPTION	NUMBER OF BITS	TYPE OF LOGIC	DEVICE TYPE	AVAILABLE
Transceivers	8	True	'245	●
		Inverting	'620A	●
		True	'623	●
		Inverting	'640	●
Bus Transceivers with Registers	8	True	'543	●
		Inverting	'544	▲
		True	'646	●
		Inverting	'648	▲
		Inverting	'651	▲
		True	'652	●
Bus Transceivers with Parity Checker/ Generator	8 to 9	True	'29833	●
		Inverting	'29834	●
		True	'29853	●
		Inverting	'29854	●
Transceivers	9	True	'29863A	●
		Inverting	'29864A	●
	10	True	'29861A	●
		Inverting	'29862A	●
Latch Transceivers	8		'956	▲
			'957	▲
			'958	▲
			'959	▲

BUFFERS AND LINE DRIVERS/MOS MEMORY DRIVERS

DESCRIPTION	NUMBER OF BITS	DEVICE TYPE	AVAILABLE
Bus Drivers (Series Resistors)	8	'2240	●
		'2241	●
		'2244	●
Buffers (Series Resistors)	11	'2410	▲
		'2411	▲

- Denotes available product.
- ▲ Denotes planned new products. For product availability on these devices, contact the factory.

LINE DRIVERS AND BUS TRANSCEIVERS (Continued)

25-Ω BUS TRANSCEIVERS

DESCRIPTION	NUMBER OF BITS	TYPE OF LOGIC	PORT CONFIGURATION	DEVICE TYPE	AVAILABLE
Bus Transceivers	8	True	3-State; A = 25 Ω Line Drive	'25245	▲
Bus Transceivers	8	Inverting	3-State; A = 25 Ω Line Drive	'25620	▲
		True	B = 3-State; A = 25 Ω Drive, Open-Collector	'25621	▲
		Inverting	B = 3-State; A = 25 Ω Drive, Open-Collector	'25622	▲
		True	3-State; A = 25 Ω Line Drive	'25623	▲
Bus Transceivers	8	Inverting	3-State; A = 25 Ω Line Drive	'25640	▲
		True	B = 3-State; A = 25 Ω Line Drive, Open-Collector	'25641	▲
		Inverting	B = 3-State; A = 25 Ω Line Drive, Open-Collector	'25642	▲

FLIP-FLOPS

FLIP-FLOPS WITH 3-STATE OUTPUTS

DESCRIPTION	NUMBER OF BITS	TYPE OF LOGIC	DEVICE TYPE	AVAILABLE
D-Type, Edge-Triggered	8	True	'374	●
		Inverting	'534	●
		Inverting	'564	▲
		True	'574	▲
D-Type	10	True	'29821	●
		Inverting	'29822	▲

LATCHES AND REGISTERS

LATCHES WITH 3-STATE OUTPUTS

DESCRIPTION	NUMBER OF BITS	TYPE OF LOGIC	DEVICE TYPE	AVAILABLE
Transparent	8	True	'373	▲
			'573	▲
Transparent	8	Inverting	'533	▲
			'564	▲
Transparent	10	True	'29841	▲
		Inverting	'29842	●
	9	True	'29843	●
		Inverting	'29844	●
	8	True	'29845	●
		Inverting	'29846	●

REGISTERS

SHIFT REGISTERS

DESCRIPTION	NUMBER OF BITS	MODES				DEVICE TYPE	AVAILABLE
		S-	S	L	H		
Parallel-In Parallel-Out Bi-Directional	8	X	X	X	X	'299	▲
		X	X	X	X	'323	▲

NOTE: Modes; S- = S-R, S = S-L, L = Load, H = Hold

SIGN-PROTECTED REGISTERS

DESCRIPTION	NUMBER OF BITS	MODES				DEVICE TYPE	AVAILABLE
		S-	S	L	H		
Sign-Protected Registers	8	X		X	X	'322	▲

OTHER REGISTERS

DESCRIPTION	NUMBER OF BITS	DEVICE TYPE	AVAILABLE
Pipeline Register		'819	▲
Diagnostic/Pipeline Register	8	'29818	▲
		'29823	●
Registers	9	'29824	▲
		'29825	▲
	8	'29826	▲

- Denotes available product.
- ▲ Denotes planned new products. For product availability on these devices, contact the factory.

INTRODUCTION

These symbols, terms, and definitions are in accordance with those currently agreed upon by the JEDEC Council of the Electronic Industries Association (EIA) for use in the USA and by the International Electrotechnical Commission (IEC) for international use.

OPERATING CONDITIONS AND CHARACTERISTICS (IN SEQUENCE BY LETTER SYMBOLS)

C_i Input capacitance

The internal capacitance at an input of the device.

C_o Output capacitance

The internal capacitance at an output of the device.

C_{pd} Power dissipation capacitance

Used to determine the no-load dynamic power dissipation per logic function (see individual circuit pages):
 $P_D = C_{pd} V_{CC}^2 f + I_{CC} V_{CC}$.

f_{max} Maximum clock frequency

The highest rate at which the clock input of a bistable circuit can be driven through its required sequence while maintaining stable transitions of logic level at the output with input conditions established that should cause changes of output logic level in accordance with the specification.

I_{CC} Supply current

The current into* the V_{CC} supply terminal of an integrated circuit.

I_{IH} High-level input current

The current into* an input when a high-level voltage is applied to that input.

I_{IL} Low-level input current

The current into* an input when a low-level voltage is applied to that input.

I_{OH} High-level output current

The current into* an output with input conditions applied that, according to the product specification, will establish a high level at the output.

I_{OL} Low-level output current

The current into* an output with input conditions applied that, according to the product specification, will establish a low level at the output.

I_{OZ} Off-state (high-impedance-state) output current (of a three-state output)

The current flowing into* an output having three-state capability with input conditions established that, according to the production specification, will establish the high-impedance state at the output.

t_a Access time

The time interval between the application of a specified input pulse and the availability of valid signals at an output.

*Current out of a terminal is given as a negative value.

GLOSSARY

SYMBOLS, TERMS, AND DEFINITIONS

1

General Information

t_{dis} Disable time (of a three-state or open-collector output)

The propagation time between the specified reference points on the input and output voltage waveforms with the output changing from either of the defined active levels (high or low) to a high-impedance (off) state.

NOTE: For 3-state outputs, $t_{dis} = t_{PHZ}$ or t_{PLZ} . Open-collector outputs will change only if they are low at the time of disabling so $t_{dis} = t_{PLH}$.

t_{en} Enable time (of a three-state or open-collector output)

The propagation time between the specified reference points on the input and output voltage waveforms with the output changing from a high-impedance (off) state to either of the defined active levels (high or low).

NOTE: In the case of memories, this is the access time from an enable input (e.g., \bar{G}). For 3-state outputs, $t_{en} = t_{PZH}$ or t_{PZL} . Open-collector outputs will change only if they are responding to data that would cause the output to go low so, for them, $t_{en} = t_{PHL}$.

t_h Hold time

The time interval during which a signal is retained at a specified input terminal after an active transition occurs at another specified input terminal.

NOTES: 1. The hold time is the actual time interval between two signal events and is determined by the system in which the digital circuit operates. A minimum value is specified that is the shortest interval for which correct operation of the digital circuit is guaranteed.

2. The hold time may have a negative value in which case the minimum limit defines the longest interval (between the release of the signal and the active transition) for which correct operation of the digital circuit is guaranteed.

t_{pd} Propagation delay time

The time between the specified reference points on the input and output voltage waveforms with the output changing from one defined level (high or low) to the other defined level. ($t_{pd} = t_{PHL}$ or t_{PLH}).

t_{PHL} Propagation delay time, high-to-low level output

The time between the specified reference points on the input and output voltage waveforms with the output changing from the defined high level to the defined low level.

t_{PHZ} Disable time (of a three-state output) from high level

The time interval between the specified reference points on the input and the output voltage waveforms with the three-state output changing from the defined high level to a high-impedance (off) state.

t_{PLH} Propagation delay time, low-to-high-level output

The time between the specified reference points on the input and output voltage waveforms with the output changing from the defined low level to the defined high level.

t_{PLZ} Disable time (of a three-state output) from low level

The time interval between the specified reference points on the input and output voltage waveforms with the three-state output changing from the defined low level to a high-impedance (off) state.

t_{PZH} Enable time (of a three-state output) to high level

The time interval between the specified reference points on the input and output voltage waveforms with the three-state output changing from a high-impedance (off) state to the defined high level.

tpZL Enable time (of a three-state output) to low level)

The time interval between the specified reference points on the input and output voltage waveforms with the three-state output changing from a high-impedance (off) state to the defined low level.

t_{su} Setup time

The time interval between the application of a signal at a specified input terminal and a subsequent active transition at another specified input terminal.

NOTES: 1. The setup time is the actual time interval between two signal events and is determined by the system in which the digital circuit operates. A minimum value is specified that is the shortest interval for which correct operation of the digital circuit is guaranteed.

2. The setup time may have a negative value in which the minimum limit defines the longest interval (between the active transition and the application of the other signal) for which correct operation of the digital circuit is guaranteed.

t_w Pulse duration (width)

The time interval between specified reference points on the leading and trailing edges of the pulse waveform.

V_{IH} High-level input voltage

An input voltage within the more positive (less negative) of the two ranges of values used to represent the binary variables.

NOTE: A minimum is specified that is the least-positive value of high-level input voltage for which operation of the logic element within specification limits is guaranteed.

V_{IL} Low-level input voltage

An input voltage level within the less positive (more negative) of the two ranges of values used to represent the binary variables.

NOTE: A minimum is specified that is the most-positive value of low-level input voltage for which operation of the logic element within specification limits is guaranteed.

VOH High-level output voltage



The voltage at an output terminal with input conditions applied that, according to product specification, will establish a high level at the output.

VOL Low-level output voltage



The voltage at an output terminal with input conditions applied that, according to product specification, will establish a low level at the output.

EXPLANATION OF FUNCTION TABLES

The following symbols are used in function tables on TI data sheets:

- H = high level (steady state)
- L = low level (steady state)
- ↑ = transition from low to high level
- ↓ = transition from high to low level
- = value/level or resulting value/level is routed to indicated destination
- ↶ = value/level is re-entered
- X = irrelevant (any input, including transitions)
- Z = off (high-impedance) state of a 3-state-output
- a..h = the level of steady-state inputs at inputs A through H respectively
- Q₀ = level of Q before the indicated steady-state input conditions were established
- \overline{Q}_0 = complement of Q₀ or level of \overline{Q} before the indicated steady-state input conditions were established
- Q_n = level of Q before the most recent active transition indicated by ↓ or ↑
-  = one high-level pulse
-  = one low-level pulse
- TOGGLE = each output changes to the complement of its previous level on each active transition indicated by ↓ or ↑.

If, in the input columns, a row contains only the symbols H, L, and/or X, this means the indicated output is valid whenever the input configuration is achieved and regardless of the sequence in which it is achieved. The output persists so long as the input configuration is maintained.

If, in the input columns, a row contains H, L, and/or X together with ↑ and/or ↓, this means the output is valid whenever the input configuration is achieved but the transition(s) must occur following the achievement of the steady-state levels. If the output is shown as a level (H, L, Q₀, or \overline{Q}_0), it persists so long as the steady-state input levels and the levels that terminate indicated transitions are maintained. Unless otherwise indicated, input transitions in the opposite direction to those shown have no effect at the output. (If the output is shown as a pulse,  or , the pulse follows the indicated input transition and persists for an interval dependent on the circuit.)

Among the most complex function tables in this book are those of the shift registers. These embody most of the symbols used in any of the function tables, plus more. Below is the function table of a 4-bit bidirectional universal shift register, e.g., type SN74194.

FUNCTION TABLE													
CLEAR	MODE		CLOCK	SERIAL		PARALLEL				OUTPUTS			
	S1	S0		LEFT	RIGHT	A	B	C	D	QA	QB	QC	QD
L	X	X	X	X	X	X	X	X	X	L	L	L	L
H	X	X	L	X	X	X	X	X	X	QA0	QB0	QC0	QD0
H	H	H	↑	X	X	a	b	c	d	a	b	c	d
H	L	H	↑	X	H	X	X	X	X	H	QAn	QBn	QCn
H	L	H	↑	X	L	X	X	X	X	L	QAn	QBn	QCn
H	H	L	↑	H	X	X	X	X	X	QBn	QCn	QDn	H
H	H	L	↑	L	X	X	X	X	X	QBn	QCn	QDn	L
H	L	L	X	X	X	X	X	X	X	QA0	QB0	QC0	QD0

The first line of the table represents a synchronous clearing of the register and says that if clear is low, all four outputs will be reset low regardless of the other inputs. In the following lines, clear is inactive (high) and so has no effect.

The second line shows that so long as the clock input remains low (while clear is high), no other input has any effect and the outputs maintain the levels they assumed before the steady-state combination of clear high and clock low was established. Since on other lines of the table only the rising transition of the clock is shown to be active, the second line implicitly shows that no further change in the outputs will occur while the clock remains high or on the high-to-low transition of the clock.

The third line of the table represents synchronous parallel loading of the register and says that if S1 and S0 are both high then, without regard to the serial input, the data entered at A will be at output QA, data entered at B will be at QB, and so forth, following a low-to-high clock transition.

The fourth and fifth lines represent the loading of high- and low-level data, respectively, from the shift-right serial input and the shifting of previously entered data one bit; data previously at QA is now at QB, the previous levels of QB and QC are now at QC and QD respectively, and the data previously at QD is no longer in the register. This entry of serial data and shift takes place on the low-to-high transition of the clock when S1 is low and S0 is high and the levels at inputs A through D have no effect.

The sixth and seventh lines represent the loading of high- and low-level data, respectively, from the shift-left serial input and the shifting of previously entered data one bit; data previously at QB is not at QA, the previous levels of QC and QD are now at QB and QC, respectively, and the data previously at QA is no longer in the register. This entry of serial data and shift takes place on the low-to-high transition of the clock when S1 is high and S0 is low and the levels at inputs A through D have no effect.

The last line shows that as long as both inputs are low, no other input has any effect and, as in the second line, the outputs maintain the levels they assumed before the steady-state combination of clear high and both mode inputs low was established.

The truth table functional tests do not reflect all possible combinations or sequential modes.


D FLIP-FLOP AND LATCH SIGNAL CONVENTIONS

D flip-flop and latch signal conventions

It is normal TI practice to name the outputs and other inputs of a D-type flip-flop or latch and to draw its logic symbol based on the assumption of true data (D) inputs. Outputs that produce data in phase with the data inputs are called Q and those producing complementary data are called \bar{Q} . An input that causes a Q output to go high or a \bar{Q} output to go low is called Preset (PRE). An input that causes a \bar{Q} output to go high or a Q output to go low is called Clear (CLR). Bars are used over these pin names (PRE and CLR) if they are active-low.

The devices on several data sheets are second-source designs, and the pin-name conventions used by the original manufacturers have been retained. That makes it necessary to designate the inputs and outputs of the inverting circuits \bar{D} and Q.

In some applications, it may be advantageous to redesignate the data input from D to \bar{D} or vice versa. In that case, all the other inputs and outputs should be renamed as shown below. Also shown are corresponding changes in the graphical symbols. Arbitrary pin numbers are shown in parenthesis.



The figures show that when Q and \bar{Q} exchange names, the Preset and Clear pins also exchange names. The polarity indicators \blacktriangle on \overline{PRE} and \overline{CLR} remain, as these inputs are still active-low, but the presence or absence of the polarity indicator changes at D (or \bar{D}), Q, and \bar{Q} . Pin 5 (Q or \bar{Q}) is still in phase with the data input (D or \bar{D}); their active levels change together.

In digital system design, consideration must be given to thermal management of components. The small size of the "small outline" package makes this even more critical. Figure 1 shows the thermal resistance of these packages for various rates of air flow.

The thermal resistances in Figure 1 can be used to approximate typical and maximum virtual junction temperatures for the BiCMOS family. In general, the junction temperature for any device can be calculated using Equation 1.

Typical junction temperature can be calculated using Equation 1 directly with typical values of I_{CC} taken from the data sheets and $V_{CC} = 5$ volts. To calculate maximum junction temperature, it is necessary to take into account the spread of I_{CC} values for a population.

Maximum junction temperature for all 54BCT parts can be calculated using Equation 1 with I_{CC} being the maximum value specified on the data sheet and $V_{CC} = 5.5$ volts. In fact, I_{CC} for Series 54 devices at the temperature extremes of -55°C to 125°C will be higher than for a Series 74 device at the temperature extremes of 0°C to 70°C . This is reflected in the limits specified for 74BCT devices, which are less than those specified for 54BCT devices. The BCT family data sheets give a single maximum value for I_{CC} . If that value is used to calculate maximum junction temperature for series 74 devices, an unrealistically high value will result. Instead, Equation 2 can be used. This uses the factor 1.31 to scale the typical value of I_{CC} up to a practical maximum value for process variations and thermal effects.




FIGURE 1

$$T_J = R_{\theta JA} (V_{CC} \bullet I_{CC} + N \bullet I_{OL} \bullet V_{OL}) + T_A \tag{1}$$

where

- T_J = virtual junction temperature
- $R_{\theta JA}$ = thermal resistance, junction to ambient air
- V_{CC} = supply voltage (5 V for typical, 5.5 V for maximum)
- I_{CC} = supply current
- N = the number of outputs
- I_{OL} = the low-level output current
- V_{OL} = the low-level output voltage
- T_A = the ambient air temperature

$$T_{Jmax} = R_{\theta JA} (5.5 \bullet 1.31 \bullet I_{CCtyp} + N \bullet I_{OL} \bullet V_{OL}) + T_A \tag{2}$$

General Information

1

BiCMOS Circuits

2

Mechanical Data

3

Contents

Released Products	<i>Page</i> 2-5
Preliminary Products	2-143

BiCMOS Circuits Released Products

2

BiCMOS Circuits



SN54BCT125, SN54BCT126 SN74BCT125, SN74BCT126 QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS

D3133, SEPTEMBER 1988 REVISED MAY 1989

- State of the Art BiCMOS Design Significantly Reduces I_{CCZ}
- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- ESD Protection Exceeds 2000 V per MIL-STD-883C Method 3015
- Package Options Include Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

description

These bus buffers feature independent line drivers with three-state outputs. Each 'BCT125 output is disabled when the associated \bar{G} is high, and each 'BCT126 output is disabled when the associated G is low.

The SN54BCT125 and SN54BCT126 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74BCT125 and SN74BCT126 are characterized for operation from 0°C to 70°C.

FUNCTION TABLES

'BCT125
(EACH BUFFER)


INPUTS		OUTPUT
\bar{G}	A	Y
L	H	H
L	L	L
H	X	Z

'BCT126
(EACH BUFFER)


INPUTS		OUTPUT
G	A	Y
H	H	H
H	L	L
L	X	Z

H = high level, L = low level, X = irrelevant

logic symbols†




SN54BCT125, SN54BCT126 ... J PACKAGE
SN74BCT125, SN74BCT126 ... N PACKAGE
(TOP VIEW)



† \bar{G} on 'BCT125; G on 'BCT126

SN54BCT125, SN54BCT126 ... FK PACKAGE
(TOP VIEW)



† \bar{G} on 'BCT125; G on 'BCT126
NC—No internal connection

† These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for J and N packages.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.











POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1989, Texas Instruments Incorporated

**SN54BCT125, SN54BCT126
SN74BCT125, SN74BCT126
QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS**

logic diagrams (positive logic)



Pin numbers shown are for J and N packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V_{CC}	-0.5 V to 7 V
Input voltage (see Note 1)	-0.5 V to 7 V
Voltage applied to any output in the disabled or power-off state	-0.5 V to 5.5 V
Voltage applied to any output in the high state	-0.5 V to V_{CC}
Current into any output in the low state: SN54BCT125, SN54BCT126	96 mA
SN74BCT125, SN74BCT126	128 mA
Operating free-air temperature range: SN54BCT125, SN54BCT126	-55°C to 125°C
SN74BCT125, SN74BCT126	0°C to 70°C
Storage temperature range	-65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Note 1: The input negative voltage rating may be exceeded if the input clamp current rating is observed.

2

BICMOS Circuits

SN54BCT125, SN54BCT126
SN74BCT125, SN74BCT126
QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS

recommended operating conditions

		SN54BCT125 SN54BCT126			SN74BCT125 SN74BCT126			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V _{IH}	High-level input voltage	2			2			V
V _{IL}	Low-level input voltage			0.8			0.8	V
I _{IK}	Input clamp current			-18			-18	mA
I _{OH}	High-level output current			-12			-15	mA
I _{OL}	Low-level output current			48			64	mA
T _A	Operating free-air temperature	-55		125	0		70	°C

**electrical characteristics over recommended operating free-air temperature range
(unless otherwise noted)**

PARAMETER	TEST CONDITIONS		SN54BCT125			SN74BCT125			UNIT		
			MIN	TYP†	MAX	MIN	TYP†	MAX			
V _{IK}	V _{CC} = 4.5 V,	I _I = -18 mA			-1.2			-1.2	V		
V _{OH}	V _{CC} = 4.5 V	I _{OH} = -3 mA	2.4	3.3		2.4	3.3		V		
		I _{OH} = -12 mA	2	3.2							
		I _{OH} = -15 mA				2	3.1				
V _{OL}	V _{CC} = 4.5 V	I _{OL} = 48 mA		0.38	0.55				V		
		I _{OL} = 64 mA					0.42	0.55			
I _I	V _{CC} = 5.5 V,	V _I = 5.5 V			0.1			0.1	mA		
I _{IH}	V _{CC} = 5.5 V,	V _I = 2.7 V			35			25	μA		
I _{IL}	V _{CC} = 5.5 V,	V _I = 0.5 V			-20			-20	μA		
I _{OZH}	V _{CC} = 5.5 V,	V _O = 2.7 V			50			50	μA		
I _{OZL}	V _{CC} = 5.5 V,	V _O = 0.5 V			-50			-50	μA		
I _{OS} ‡	V _{CC} = 5.5 V,	V _O = 0			-100			-225	mA		
I _{CCH}	V _{CC} = 5.5 V,	Outputs open			19			19	31	mA	
I _{CCL}					46			46	49		
I _{CCZ}					6		12		6		12
C _I							4				4
C _O	V _{CC} = 5 V,	V _O = 2.5 V or 0.5 V			9			9	pF		

† All typical values are at V_{CC} = 5 V, T_A = 25°C.

‡ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

SN54BCT126, SN74BCT126
QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS

electrical characteristics over recommended operating free-air temperature range
(unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54BCT126			SN74BCT126			UNIT
			MIN	TYP†	MAX	MIN	TYP†	MAX	
V_{IK}	$V_{CC} = 4.5 V$,	$I_I = -18 mA$	-1.2			-1.2			V
V_{OH}	$V_{CC} = 4.5 V$	$I_{OH} = -3 mA$	2.4	3.3		2.4	3.3		V
		$I_{OH} = -12 mA$	2	3.2					
		$I_{OH} = -15 mA$				2	3.1		
V_{OL}	$V_{CC} = 4.5 V$	$I_{OL} = 48 mA$		0.38	0.55				V
		$I_{OL} = 64 mA$					0.42	0.55	
I_I	$V_{CC} = 0 V$,	$V_I = 7 V$	0.1			0.1			mA
I_{IH}	$V_{CC} = 5.5 V$,	$V_I = 2.7 V$	35			25			μA
I_{IL}	$V_{CC} = 5.5 V$,	$V_I = 0.5 V$	-20			-20			μA
I_{OZH}	$V_{CC} = 5.5 V$,	$V_O = 2.7 V$	50			50			μA
I_{OZL}	$V_{CC} = 5.5 V$,	$V_O = 0.5 V$	-50			-50			μA
I_{OS}^\ddagger	$V_{CC} = 5.5 V$,	$V_O = 0$	-100		-225	-100		-225	mA
I_{CCH}	$V_{CC} = 5.5 V$, Outputs open		21		33	21		33	mA
I_{CCL}			35		51	35		51	
I_{CCZ}			5		8	5		8	
C_i			4			4			
C_o	$V_{CC} = 5 V$,	$V_O = 2.5 V$ or $0.5 V$	9			9			pF

† All typical values are at $V_{CC} = 5 V$, $T_A = 25^\circ C$.

‡ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

**SN54BCT125, SN54BCT126
SN74BCT125, SN74BCT126**
QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS

'BCT125 switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = MIN to MAX†			UNIT	
			'BCT125			SN54BCT125		SN74BCT125		
			MIN	TYP	MAX	MIN	MAX	MIN		MAX
t _{PLH}	A	Y	1.6	3.5	5.2	1.6	6	1.6	5.7	ns
t _{PHL}			2.7	5	6.9	2.7	8	2.7	7.7	
t _{PZH}	\bar{G}	Y	3.4	6.7	9	3.4	11.1	3.4	10.3	ns
t _{PZL}			5	8.2	10.4	5	12.8	5	11.7	
t _{PHZ}	\bar{G}	Y	3	5.8	7.4	3	9.4	3	8.9	ns
t _{PLZ}			2.8	5.5	7.3	2.8	9.9	2.8	8.6	

'BCT126 switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = MIN to MAX†			UNIT	
			'BCT126			SN54BCT126		SN74BCT126		
			MIN	TYP	MAX	MIN	MAX	MIN		MAX
t _{PLH}	A	Y	1.5	3.6	4.9	1.5	5.6	1.5	5.4	ns
t _{PHL}			2.7	5.3	6.9	2.7	7.7	2.7	7.4	
t _{PZH}	G	Y	2.6	4.8	6.4	2.6	7.2	2.6	7	ns
t _{PZL}			3.7	6.4	8.3	3.7	10.5	3.7	10	
t _{PHZ}	G	Y	3.2	6.6	8.2	3.2	9.6	3.2	9.1	ns
t _{PLZ}			3.4	6.5	8	3.4	12.3	3.4	10.7	


† For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

2

BICMOS Circuits



**SN54BCT125, SN54BCT126
SN74BCT125, SN74BCT126
QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS**

PARAMETER MEASUREMENT INFORMATION



SWITCH POSITION TABLE

TEST	S1
t_{PLH}	Open
t_{PHL}	Open
t_{PZH}	Open
t_{PZL}	Closed
t_{PHZ}	Open
t_{PLZ}	Closed



- NOTES: A. C_L includes probe and jig capacitance.
 B. Input pulses are supplied by generators having the following characteristics: $PRR \geq 10$ MHz, $Z_0 = 50 \Omega$, $t_r = 2.5$ ns, $t_f = 2.5$ ns.
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
 Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 D. The outputs are measured one at a time with one input transition per measurement.

FIGURE 1. LOAD CIRCUIT AND VOLTAGE WAVEFORMS

SN54BCT240, SN74BCT240 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

D3057, OCTOBER 1987—REVISED OCTOBER 1988

- State of the Art BICMOS Design Significantly Reduces ICCZ
- Comparable Speed and Improved Power Performance Relative to 54F/74F240
- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- ESD Protection Exceeds 2000 V per MIL-STD-883C, Method 3015
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

description


These octal buffers and line drivers are designed specifically to improve both the performance and density of three-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. Taken together with the 'BCT241 and 'BCT244, these devices provide a choice of selected combinations of inverting and non-inverting outputs, symmetrical \bar{G} (active-low output control) inputs, and complementary G and \bar{G} inputs. These devices feature high fan-out and improved fan-in.

The SN54' family is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74' family is characterized for operation from 0°C to 70°C .


FUNCTION TABLE
(EACH BUFFER)

INPUTS		OUTPUT
\bar{G}	A	Y
L	H	L
L	L	H
H	X	Z


SN54BCT240 ... J PACKAGE
SN74BCT240 ... DW OR N PACKAGE
(TOP VIEW)



SN54BCT240 ... FK PACKAGE
(TOP VIEW)




logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SN54BCT240, SN74BCT240
OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V_{CC}	-0.5 V to 7 V
Input voltage (see Note 1)	-0.5 V to 7 V
Voltage applied to any output in the disabled or power-off state	-0.5 V to 5.5 V
Voltage applied to any output in the high state	-0.5 V to V_{CC}
Input clamp current	-30 mA
Current into any output in the low state: SN54BCT240	96 mA
SN74BCT240	128 mA
Operating free-air temperature range: SN54BCT240	-55°C to 125°C
SN74BCT240	0°C to 70°C
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input negative voltage rating may be exceeded if the input clamp current rating is observed.

recommended operating conditions

	SN54BCT240			SN74BCT240			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC} Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH} High-level input voltage	2			2			V
V_{IL} Low-level input voltage			0.8			0.8	V
I_{IK} Input clamp current			-18			-18	mA
I_{OH} High-level output current			-12			-15	mA
I_{OL} Low-level output current			48			64	mA
T_A Operating free-air temperature	-55		125	0		70	°C



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54BCT240, SN74BCT240
OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54BCT240			SN74BCT240			UNIT
		MIN	TYP†	MAX	MIN	TYP†	MAX	
V _{IK}	V _{CC} = 4.5 V, I _I = -18 mA	-1.2			-1.2			V
V _{OH}	V _{CC} = 4.5 V	I _{OH} = -3 mA		2.4	3.3	2.4 3.3		V
		I _{OH} = -12 mA		2	3.2			
		I _{OH} = -15 mA				2	3.1	
V _{OL}	V _{CC} = 4.5 V	I _{OL} = 48 mA		0.38	0.55			V
		I _{OL} = 64 mA				0.42	0.55	
I _I	V _{CC} = 5.5 V, V _I = 5.5 V				0.1		0.1	mA
I _{IH}	V _{CC} = 5.5 V, V _I = 2.7 V				20		20	μA
I _{IL}	V _{CC} = 5.5 V, V _I = 0.5 V				-1		-1	mA
I _{OZH}	V _{CC} = 5.5 V, V _O = 2.7 V				50		50	μA
I _{OZL}	V _{CC} = 5.5 V, V _O = 0.5 V				-50		-50	μA
I _{OS} ‡	V _{CC} = 5.5 V, V _O = 0	-100			-225		-100 -225	mA
I _{CCH}	V _{CC} = 5.5 V, Outputs open			19	31	19	31	mA
I _{CCL}				46	71	46	71	
I _{CCZ}				6	9	6	9	
C _i				6		6		
C _o	V _{CC} = 5 V, V _O = 2.5 V or 0.5 V				11		11	pF

† All typical values are at V_{CC} = 5 V, T_A = 25°C.

‡ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

switching characteristics (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = MIN to MAX				UNIT
			'BCT240			SN54BCT240		SN74BCT240		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	A	Y	0.5	3.3	4.8	0.5	6.4	0.5	5.6	ns
t _{PHL}			0.4	1.8	3.5	0.4	4.5	0.4	4	
t _{PZH}	̄	Y	1	6.4	7.9	1	9.2	1	8.8	ns
t _{PZL}			1	7.5	9.4	1	10.8	1	10.5	
t _{PHZ}	̄	Y	1	6	6.8	1	8.5	1	8.1	ns
t _{PLZ}			1	6.7	8.1	1	10.6	1	9.5	

2

BICMOS Circuits

SN54BCT240, SN74BCT240
OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

PARAMETER MEASUREMENT INFORMATION




SWITCH POSITION TABLE


TEST	S1
t_{PLH}	Open
t_{PHL}	Open
t_{PZH}	Open
t_{PZL}	Closed
t_{PHZ}	Open
t_{PLZ}	Closed

2

BICMOS Circuits



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS

- NOTES: A. C_L includes probe and jig capacitance.
 B. Input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50 \Omega$, $t_r = 2.5 \text{ ns}$, $t_f = 2.5 \text{ ns}$.
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 D. The outputs are measured one at a time with one input transition per measurement.

FIGURE 1. SWITCHING CHARACTERISTICS

SN54BCT241, SN74BCT241 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

D3057, OCTOBER 1987—REVISED OCTOBER 1988


- State of the Art BICMOS Design Significantly Reduces ICCZ
- Comparable Speed and Improved Power Performance Relative to '54F/74F241
- ESD Protection Exceeds 2000 V per MIL-STD-883C, Method 3015
- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

description

These octal buffers and line drivers are designed specifically to improve both the performance and density of three-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. Taken together with the 'BCT240 and 'BCT244, these devices provide the choice of selected combinations of inverting outputs, symmetrical \bar{G} (active-low output control) inputs, and complementary G and \bar{G} inputs.


The SN54' family is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74' family is characterized for operation from 0°C to 70°C .

logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SN54BCT241 ... J PACKAGE
SN74BCT241 ... DW OR N PACKAGE



SN54BCT241 ... FK PACKAGE
(TOP VIEW)



FUNCTION TABLES

(EACH BUFFER IN FIRST SET)


INPUTS		OUTPUT
$\bar{1}G$	1A	1Y
L	H	H
L	L	L
H	X	Z

(EACH BUFFER IN SECOND SET)

INPUTS		OUTPUT
2G	2A	2Y
H	H	H
H	L	L
L	X	Z

SN54BCT241, SN74BCT241 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V_{CC}	-0.5 V to 7 V
Input voltage (see Note 1)	-0.5 V to 7 V
Voltage applied to any output in the disabled or power-off state	-0.5 V to 5.5 V
Voltage applied to any output in the high state	-0.5 V to V_{CC}
Input clamp current	-30 mA
Current into any output in the low state: SN54BCT241	96 mA
SN74BCT241	128 mA
Operating free-air temperature range: SN54BCT241	-55°C to 125°C
SN74BCT241	0°C to 70°C
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input negative-voltage rating may be exceeded if the input clamp current rating is observed.

recommended operating conditions

	SN54BCT241			SN74BCT241			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC} Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH} High-level input voltage	2			2			V
V_{IL} Low-level input voltage			0.8			0.8	V
I_{IK} Input clamp current			-18			-18	mA
I_{OH} High-level output current			-12			-15	mA
I_{OL} Low-level output current			48			64	mA
T_A Operating free-air temperature	-55		125	0		70	°C

SN54BCT241, SN74BCT241
OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54BCT241			SN74BCT241			UNIT
			MIN	TYP†	MAX	MIN	TYP†	MAX	
V _{IK}	V _{CC} = 4.5 V, I _I = -18 mA		-1.2			-1.2			V
V _{OH}	V _{CC} = 4.5 V	I _{OH} = -3 mA	2.4	3.3		2.4	3.3		V
		I _{OH} = -12 mA	2	3.2					
		I _{OH} = -15 mA				2	3.1		
V _{OL}	V _{CC} = 4.5 V	I _{OL} = 48 mA		0.38	0.55				V
		I _{OL} = 64 mA				0.42	0.55		
I _I	V _{CC} = 5.5 V, V _I = 5.5 V		0.1			0.1			mA
I _{IH}	V _{CC} = 5.5 V, V _I = 2.7 V		20			20			μA
I _{IL}	1 \bar{G} or 2G	V _{CC} = 5.5 V, V _I = 0.5 V	-1			-1			mA
	Any A Input	V _{CC} = 5.5 V, V _I = 0.5 V	-1.6			-1.6			
I _{OZH}	V _{CC} = 5.5 V, V _O = 2.7 V		50			50			μA
I _{OZL}	V _{CC} = 5.5 V, V _O = 0.5 V		-50			-50			μA
I _{OS} ‡	V _{CC} = 5.5 V, V _O = 0		-100		-225	-100		-225	mA
I _{CCH}	V _{CC} = 5.5 V, Outputs open	Outputs high	23	43		23	43		mA
I _{CCL}		Outputs low	53	85		53	85		
I _{CCZ}		Outputs disabled	4	10		4	10		
C _I	V _{CC} = 5 V, V _I = 2.5 V or 0.5 V		6			6			pF
C _O	V _{CC} = 5 V, V _O = 2.5 V or 0.5 V		11			11			pF

† All typical values are at V_{CC} = 5 V, T_A = 25°C.

‡ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.


switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = MIN to MAX§				UNIT
			*BCT241			SN54BCT241		SN74BCT241		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	A	Y	0.5	2.5	4.5	0.5	5.2	0.5	4.9	ns
t _{PHL}			1	3	5.4	1	6.3	1	5.9	
t _{PZH}	G or \bar{G}	Y	1	5.7	7.8	1	9.1	1	8.7	ns
t _{PZL}			1	5.2	8.6	1	10	1	9.4	
t _{PHZ}	G or \bar{G}	Y	1	5.8	6.8	1	8.4	1	8.1	ns
t _{PLZ}			1	7	8.1	1	11	1	9.9	

§ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



SN54BCT241, SN74BCT241
OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

PARAMETER MEASUREMENT INFORMATION



SWITCH POSITION TABLE

TEST	S1
t_{PLH}	Open
t_{PHL}	Open
t_{PZH}	Open
t_{PZL}	Closed
t_{PHZ}	Open
t_{PLZ}	Closed



- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All Input pulses are supplied by the generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.
 D. The outputs are measured one at a time with one transition per measurement.

FIGURE 1. SWITCHING CHARACTERISTICS

SN54BCT244, SN74BCT244 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

D3057, OCTOBER 1987—REVISED OCTOBER 1988


- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- P-N-P Inputs Reduce DC Loading
- State of the Art BiCMOS Design Significantly Reduces ICCZ
- Comparable Speed and Improved Power Performance Relative to 54F/74F244
- ESD Protection Exceeds 2000 V per MIL-STD-883C, Method 3015
- Package Options Include "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

description

These octal buffers and line drivers are designed specifically to improve both the performance and density of three-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. Taken together with the 'BCT240 and 'BCT241, these devices provide the choice of selected combinations of inverting outputs, symmetrical \bar{G} (active-low output control) inputs, and complementary G and \bar{G} inputs.


The SN54BCT244 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74BCT244 is characterized for operation from 0°C to 70°C .

logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SN54BCT244 ... J PACKAGE
SN74BCT244 ... DW OR N PACKAGE
(TOP VIEW)



SN54BCT244 ... JK PACKAGE
(TOP VIEW)




FUNCTION TABLE

OUTPUT CONTROL	DATA INPUT	OUTPUT
1G, 2G	A	Y
H	X	Z
L	L	L
L	H	H

SN54BCT244, SN74BCT244
OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

logic diagram (positive logic)



2

BICMOS Circuits

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V_{CC}	-0.5 V to 7 V
Input voltage	-0.5 V to 7 V
Voltage applied to any output in the disabled or power-off state	-0.5 V to 5.5 V
Voltage applied to any output in the high state	-0.5 V to V_{CC}
Current into any output in the low state: SN54BCT244	96 mA
SN74BCT244	128 mA
Operating free-air temperature range: SN54BCT244	-55°C to 125°C
SN74BCT244	0°C to 70°C
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

SN54BCT244, SN74BCT244

OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

recommended operating conditions

		SN54BCT244			SN74BCT244			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V _{IH}	High-level input voltage	2			2			V
V _{IL}	Low-level input voltage			0.8			0.8	V
I _{IK}	Input clamp current			-18			-18	mA
I _{OH}	High-level output current			-12			-15	mA
I _{OL}	Low-level output current			48			64	mA
T _A	Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54BCT244			SN74BCT244			UNIT
			MIN	TYP†	MAX	MIN	TYP†	MAX	
V _{IK}	V _{CC} = 4.5 V,	I _I = -18 mA			-1.2			-1.2	V
V _{OH}	V _{CC} = 4.5 V	I _{OH} = -3 mA	2.4	3.3		2.4	3.3		V
		I _{OH} = -12 mA	2	3.2					
		I _{OH} = -15 mA				2	3.1		
V _{OL}	V _{CC} = 4.5 V	I _{OL} = 48 mA		0.38	0.55				V
		I _{OL} = 64 mA				0.42	0.55		
I _I	V _{CC} = 5.5 V,	V _I = 5.5 V			0.1			0.1	mA
I _{IH}	V _{CC} = 5.5 V,	V _I = 2.7 V			20			20	μA
I _{IL}	V _{CC} = 5.5 V,	V _I = 0.5 V			-1			-1	mA
I _{OZH}	V _{CC} = 5.5 V,	V _O = 2.7 V			50			50	μA
I _{OZL}	V _{CC} = 5.5 V,	V _O = 0.5 V			-50			-50	μA
I _{OS} ‡	V _{CC} = 5.5 V,	V _O = 0	-100		-225	-100		-225	mA
I _{CCH}	V _{CC} = 5.5 V	Outputs high		23	40		23	40	mA
I _{CCL}		Outputs low		53	80		53	80	mA
I _{CCZ}		Outputs disabled		4	10		4	10	mA

† All typical values are at V_{CC} = 5 V, T_A = 25°C.

‡ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = MIN to MAX§			UNIT	
			BCT244			SN54BCT244		SN74BCT244		
			MIN	TYP	MAX	MIN	MAX	MIN		MAX
t _{PLH}	A	Y	1.2	2.5	4.4	0.9	5.3	0.7	5	ns
t _{PHL}			1.7	3.2	5	1.4	6	1.4	5.5	
t _{PZH}	̄	Y	2	5.7	7.8	2	9	2	8.7	ns
t _{PZL}			2	5.9	8.1	2	9.4	2	8.9	
t _{PHZ}	̄	Y	2	5.4	6.7	2	8	2	7.7	ns
t _{PLZ}			2	6.1	7.6	2	9.8	2	8.9	


§ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

2

BiCMOS Circuits



SN54BCT244, SN74BCT244
OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

PARAMETER MEASUREMENT INFORMATION



SWITCH POSITION TABLE

TEST	S1
t_{PLH}	Open
t_{PHL}	Open
t_{PZH}	Open
t_{PZL}	Closed
t_{PHZ}	Open
t_{PLZ}	Closed



- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
 Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All Input pulses are supplied by the generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.
 D. The outputs are measured one at a time with one transition per measurement.

FIGURE 1. SWITCHING CHARACTERISTICS

SN54BCT245, SN74BCT245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

D3057, SEPTEMBER 1988—REVISED APRIL 1989

- BiCMOS Design Substantially Reduces Standby Current
- 3-State Outputs Drive Bus Lines Directly
- ESD Protection Exceeds 2000 V per MIL-STD-883C Method 3015
- Comparable Speed and Improved Power Performance Relative to SN54F245, SN74F245
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

description

These octal bus transceivers are designed for asynchronous two-way communication between data buses. Implementing the control function minimizes external timing requirements.


The devices allow data transmission from the A bus to the B bus or from the B bus to the A bus depending upon the logic level at the direction control (DIR) input. The enable input (\bar{G}) can disable the device so that the buses are effectively isolated.

The SN54BCT245 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74BCT245 is characterized for operation from 0°C to 70°C .


FUNCTION TABLE

ENABLE \bar{G}	DIRECTION CONTROL DIR	OPERATION
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation

SN54BCT245 ... J PACKAGE
SN74BCT245 ... DW OR N PACKAGE
(TOP VIEW)



SN54BCT245 ... FK PACKAGE
(TOP VIEW)




2
BiCMOS Circuits

SN54BCT245, SN74BCT245


OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for DW, J, and N packages.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage, V_{CC}	-0.5 V to 7 V
Input voltage (see Note 1)	-0.5 V to 7 V
Voltage applied to any output in the disabled or power-off state	-0.5 V to 5.5 V
Voltage applied to any output in the high state	-0.5 V to V_{CC}
Current into any output in the low state: SN54BCT245	96 mA
SN74BCT245	128 mA
Operating free-air temperature range: SN54BCT245	-55°C to 125°C
SN74BCT245	0°C to 70°C
Storage temperature range	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

recommended operating conditions

		SN54BCT245			SN74BCT245			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH}	High-level input voltage	2			2			V
V_{IL}	Low-level input voltage			0.8			0.8	V
I_{IK}	Input clamp current			-18			-18	mA
I_{OH}	High-level output current	A1-A8		-3			-3	mA
		B1-B8		-12			-15	mA
I_{OL}	Low-level output current	A1-A8		20			24	mA
		B1-B8		48			64	mA
T_A	Operating free-air temperature	-55		125	0		70	°C

SN54BCT245, SN74BCT245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

electrical characteristics over recommended operating free-air temperature range, $V_{CC} = 5.5\text{ V}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN54BCT245			SN74BCT245			UNIT
				MIN	TYP†	MAX	MIN	TYP†	MAX	
V_{IK}		$V_{CC} = 4.5\text{ V}$, $I_{IK} = -18\text{ mA}$		-1.2			-1.2			V
V_{OH}	Any A	$V_{CC} = 4.5\text{ V}$	$I_{OH} = -1\text{ mA}$	2.5	3.4		2.5	3.4	V	
			$I_{OH} = -3\text{ mA}$	2.4	3.3		2.4	3.3		
	Any B		$I_{OH} = -3\text{ mA}$	2.4	3.3		2.4	3.3		
			$I_{OH} = -12\text{ mA}$	2	3.2					
V_{OL}		$V_{CC} = 4.5\text{ V}$	$I_{OL} = 20\text{ mA}$	0.3		0.5		V		
Any A	$I_{OL} = 24\text{ mA}$				0.35	0.5				
	Any B		$I_{OL} = 48\text{ mA}$	0.38		0.55				
			$I_{OL} = 64\text{ mA}$			0.42	0.55			
I_I^\ddagger	A and B	$V_{CC} = 5.5\text{ V}$	$V_I = 5.5\text{ V}$	1			1			mA
	DIR and \bar{G}	$V_{CC} = 5.5\text{ V}$	$V_I = 5.5\text{ V}$	0.1			0.1			
I_{IH}^\ddagger	A and B	$V_{CC} = 5.5\text{ V}$, $V_I = 2.7\text{ V}$		70			70			μA
	DIR and \bar{G}			20			20			
I_{IL}	A and B	$V_{CC} = 5.5\text{ V}$, $V_I = 0.5\text{ V}$		-0.65			-0.65			mA
	DIR and \bar{G}			-1.2			-1.2			
I_{OS}^\S	Any A	$V_{CC} = 5.5\text{ V}$, $V_O = 0$		-60	-150		-60	-150	mA	
	Any B			-100	-225		-100	-225		
I_{CCH}	$V_{CC} = 5.5\text{ V}$, See Note 2		36	57		36	57	mA		
I_{CCL}	$V_{CC} = 5.5\text{ V}$, See Note 2		57	90		57	90			
I_{CCZ}	$V_{CC} = 5.5\text{ V}$		10	15		10	15	pF		
C_{in}	\bar{G} and DIR			7			7			
C_{IO}	A to B	$V_{CC} = 5.5\text{ V}$, $V_I = 2.5\text{ V}$ or 0.5 V		9			9			
C_{IO}	B to A			12			12			

† All typical values are at $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

§ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.


NOTE 2: I_{CCH} and I_{CCL} are measured in the A to B mode.

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5\text{ V}$, $C_L = 50\text{ pF}$, $R_1 = 500\ \Omega$, $R_2 = 500\ \Omega$, $T_A = 25^\circ\text{C}$			$V_{CC} = 4.5\text{ V to }5.5\text{ V}$, $C_L = 50\text{ pF}$, $R_1 = 500\ \Omega$, $R_2 = 500\ \Omega$, $T_A = \text{MIN to MAX}$						UNIT
						'BCT245			SN54BCT245		SN74BCT245	
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	MAX		
t_{PLH}	A or B	B or A	1	4.4	6	1	7.2		1	7	ns	
t_{PHL}			1.5	4.8	6.6	1.5	7.6	1.5	7			
t_{PZH}	\bar{G}	A or B	1.5	8	9.4	1.5	11.2		1.5	10.9	ns	
t_{PZL}			1.5	8	10.2	1.5	11.8	1.5	11.6			
t_{PHZ}	\bar{G}	A or B	1.5	5.8	8.3	1.5	9.7		1.5	9.3	ns	
t_{PLZ}			1.5	5.1	7.8	1.5	9.6	1.5	9.1			



SN54BCT245, SN74BCT245
 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

PARAMETER MEASUREMENT INFORMATION



SWITCH POSITION TABLE

TEST	S1
t_{PLH}	Open
t_{PHL}	Open
t_{PZH}	Open
t_{PZL}	Closed
t_{PHZ}	Open
t_{PLZ}	Closed



VOLTAGE WAVEFORMS
 ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All Input pulses are supplied by the generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.
 D. The outputs are measured one at a time with one input transition per measurement.

FIGURE 1. SWITCHING CHARACTERISTICS

SN54BCT373, SN74BCT373 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

D3145, SEPTEMBER 1988—REVISED OCTOBER 1988

- 8-Latches in a Single Package
- 3-State Bus-Driving True Outputs
- Full Parallel Access for Loading
- State of the Art BICMOS Design Significantly Reduces ICC
- Comparable Speed and Improved Power Performance Relative to 54F/74F373
- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- ESD Protection Exceeds 2000 V per MIL-STD-883C, Method 3015
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic Ceramic 300-mil DIPs

description

These 8-bit latches feature three-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.


The eight latches of the 'BCT373 are transparent D-type latches. While the enable (C) is high, the Q outputs will follow the data (D) inputs. When the enable is taken low, the Q outputs will be latched at the levels that were set up at the D inputs.

A buffered output-control (\overline{OC}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly. The high-impedance third state and increased drive provide the capability to drive the bus lines in a bus-organized system without need for interface components.


The output control (\overline{OC}) does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are off.

The SN54BCT373 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74BCT373 is characterized for operation from 0°C to 70°C .

SN54BCT373 ... J PACKAGE
SN74BCT373 ... DW OR N PACKAGE



SN54BCT373 ... FK PACKAGE
(TOP VIEW)



FUNCTION TABLE
(each latch)

INPUTS			OUTPUT Q
\overline{OC}	ENABLE C	D	
L	H	H	H
L	H	L	L
L	L	X	Q_0
H	X	X	Z

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.


TEXAS
INSTRUMENTS

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1988, Texas Instruments Incorporated


SN54BCT373, SN74BCT373 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for DW, J, and N packages.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage, V_{CC}	-0.5 V to 7 V
Input voltage (see Note 1)	-0.5 V to 7 V
Voltage applied to any output in the disabled or power-off state	-0.5 V to 7 V
Voltage applied to any output in the high state	-0.5 V to V_{CC}
Input clamp current	-30 mA
Current into any output in the low state: SN54BCT373	96 mA
SN74BCT373	128 mA
Operating free-air temperature range: SN54BCT373	-55°C to 125°C
SN74BCT373	0°C to 70°C
Storage temperature range	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input negative-voltage rating may be exceeded if the input clamp current rating is observed.

SN54BCT373, SN74BCT373 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

recommended operating conditions

		SN54BCT373			SN74BCT373			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V _{IH}	High-level input voltage	2			2			V
V _{IL}	Low-level input voltage			0.8			0.8	V
I _{IK}	Input clamp current			-18			-18	mA
I _{OH}	High-level output current			-12			-15	mA
I _{OL}	Low-level output current			48			64	mA
T _A	Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54BCT373			SN74BCT373			UNIT
		MIN	TYP†	MAX	MIN	TYP†	MAX	
V _{IK}	V _{CC} = 4.5 V, I _I = -18 mA			-1.2			-1.2	V
V _{OH}	V _{CC} = 4.5 V	I _{OH} = -3 mA	2.4	3.3	2.4	3.3		V
		I _{OH} = -12 mA	2	3.2				
		I _{OH} = -15 mA			2	3.1		
V _{OL}	V _{CC} = 4.5 V	I _{OL} = 48 mA	0.38	0.55				V
		I _{OL} = 64 mA				0.42	0.55	
I _{OZH}	V _{CC} = 5.5 V, V _O = 2.7 V			50			50	μA
I _{OZL}	V _{CC} = 5.5 V, V _O = 0.5 V			-50			-50	μA
I _I	V _{CC} = 5.5 V, V _I = 5.5 V			0.4			0.4	mA
I _{IH}	V _{CC} = 5.5 V, V _I = 2.7 V			20			20	μA
I _{IL}	V _{CC} = 5.5 V, V _I = 0.5 V			-0.6			-0.6	mA
I _{OS‡}	V _{CC} = 5.5 V, V _O = 0			-100			-100	mA
I _{CCL}	V _{CC} = 5.5 V		37	60		37	60	mA
I _{CCH}	V _{CC} = 5.5 V		2	5		2	5	mA
I _{CCZ}	V _{CC} = 5.5 V		5	8		5	8	mA
C _i	V _{CC} = 5 V, V _I = 2.5 V or 0.5 V			6			6	pF
C _o	V _{CC} = 5 V, V _O = 2.5 V or 0.5 V			11			11	pF

† All typical values are at V_{CC} = 5 V, T_A = 25°C.

‡ Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.

timing requirements

		V _{CC} = 5V, T _A = 25°C		V = 4.5 V to 5.5 V, T _A = MIN to MAX [§]				UNIT
		'BCT373		SN54BCT373		SN74BCT373		
		MIN	MAX	MIN	MAX	MIN	MAX	
t _{su}	Setup time, Data before enable C ↓	2		2		2		ns
t _h	Hold time, Data after enable C ↓	5.5		5.5		5.5		ns
t _w	Pulse duration, Enable C high	7.5		7.5		7.5		ns

[§] For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

2

BICMOS Circuits

SN54BCT373, SN74BCT373
OCTAL D-TYPE TRANSPARENT LATCHES
WITH 3-STATE OUTPUTS

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	VCC = 5 V, CL = 50 pF, R1 = 500 Ω, R2 = 500 Ω, TA = 25°C			VCC = 4.5 V to 5.5 V, CL = 50 pF, R1 = 500 Ω, R2 = 500 Ω, TA = MIN to MAX†				UNIT
			'BCT373			SN54BCT373		SN74BCT373		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
tPLH	D	Any Q	2	5.9	7.7	1.5	10.1	2	9.3	ns
tPHL	D	Any Q	2	6.7	8.5	1	10.3	1.5	9.5	ns
tPLH	C	Any Q	2	6.2	8.2	2	10.1	2	9.3	ns
tPHL	C	Any Q	2	5.9	7.8	2	9.2	2	8.8	ns
tPZH	OC	Any Q	1	7.8	9.6	1	12.3	1	11.8	ns
tPZL	OC	Any Q	1	8.2	10.2	1	12.5	1	12	ns
tPHZ	OC	Any Q	1	4.9	6.6	1	7.4	1	7	ns
tPLZ	OC	Any Q	1	5	6.7	1	8.1	1	7.4	ns


† For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

2

BICMOS Circuits

SN54BCT373, SN74BCT373
OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE
OUTPUTS


PARAMETER MEASUREMENT INFORMATION




SWITCH POSITION TABLE

TEST	S1
t_{PLH}	Open
t_{PHL}	Open
t_{PZH}	Open
t_{PZL}	Closed
t_{PHZ}	Open
t_{PLZ}	Closed


LOAD CIRCUIT 1 ALL OUTPUTS EXCEPT FOR ERROR FLAG




**VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES**



**VOLTAGE WAVEFORMS
PULSE DURATIONS**



**VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS**

- NOTES: A. C_L includes probe and jig capacitance.
 B. Input pulses are supplied by generators having the following characteristics: $PRR \leq 10$ MHz, $Z_o = 50 \Omega$, $t_r = 2.5$ ns, $t_f = 2.5$ ns.
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
 Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 D. The outputs are measured one at a time with one input transition per measurement.


FIGURE 1. SWITCHING CHARACTERISTICS

SN54BCT374, SN74BCT374 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS

D3130, SEPTEMBER 1988—REVISED DECEMBER 1988

- 8 D-Type Flip-Flops in a Single Package
- 3-State Bus-Driving True Outputs
- Full Parallel Access for Loading
- Buffered Control Inputs
- State of the Art BiCMOS Design Significantly Reduces I_{CC}
- Comparable Speed and Improved Power Performance Relative to 54F/74F374
- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- ESD Protection Exceeds 2000 V per MIL-STD-883C Method 3015
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 3000-mil DIPs

SN54BCT374 ... J PACKAGE
SN74BCT374 ... DW OR N PACKAGE
(TOP VIEW)



FUNCTION TABLE
(each flip-flop)

INPUTS			OUTPUT
\overline{OC}	CLK	D	Q
L	↑	H	H
L	↑	L	L
L	L	X	Q_O
L	H	X	Q_O
L	↓	X	X_O
H	X	X	Z

description

These 8-bit flip-flops feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight flip-flops of the 'BCT374 are edge-triggered D-type flip-flops. On the positive transition of the clock, the Q outputs will be set to the logic levels that were set up at the D inputs.

A buffered output-control (\overline{OC}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance third state and increased drive provide the capability to drive the bus lines in a bus-organized system without need for interface or pull-up components.

The output control (\overline{OC}) does not affect the internal operations of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.


The SN54BCT374 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74BCT374 is characterized for operation from 0°C to 70°C .

2

BICMOS Circuits


SN54BCT374, SN74BCT374 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for DW, J, or N packages.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage, V_{CC}	-0.5 V to 7 V
Input voltage (see Note 1)	-0.5 V to 7 V
Voltage applied to any output in the disabled or power-off state	-0.5 V to 5.5 V
Voltage applied to any output in the high state	-0.5 V to V_{CC}
Input clamp current	-30 mA
Current into any output in the low state: SN54BCT374	96 mA
SN74BCT374	128 mA
Operating free-air temperature range: SN54BCT374	-55°C to 125°C
SN74BCT374	0°C to 70°C
Storage temperature range	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input negative voltage rating may be exceeded if the input clamp current rating is observed.

SN54BCT374, SN74BCT374 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS

recommended operating conditions

	SN54BCT374			SN74BCT374			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC} Supply Voltage	4.5	5	5.5	4.5	5	5.5	V
V _{IH} High-level input voltage	2			2			V
V _{IL} Low-level input voltage			0.8			0.8	V
I _{IK} Input clamp current			-18			-18	mA
I _{OH} High-level output current			-12			-15	mA
I _{OL} Low-level output current			48			64	mA
T _A Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54BCT374			SN74BCT374			UNIT	
		MIN	TYP†	MAX	MIN	TYP†	MAX		
V _{IK}	V _{CC} = 4.5 V, I _I = -18 mA			-1.2			-1.2	V	
V _{OH}	V _{CC} = 4.5 V	I _{OH} = -3 mA	2.4	3.3	2.4	3.3		V	
		I _{OH} = -12 mA	2	3.2					
		I _{OH} = -15 mA			2	3.1			
V _{OL}	V _{CC} = 4.5 V	I _{OL} = 48 mA		0.38	0.55			V	
		I _{OL} = 64 mA				0.42	0.55		
I _{OZH}	V _{CC} = 5.5 V, V _O = 2.7 V			50			50	μA	
I _{OZL}	V _{CC} = 5.5 V, V _O = 0.5 V			-50			-50	μA	
I _I	V _{CC} = 5.5 V, V _I = 5.5 V			0.4			0.4	mA	
I _{IH}	V _{CC} = 5.5 V, V _I = 2.7 V			20			20	μA	
I _{IL}	V _{CC} = 5.5 V, V _I = 0.5 V			-0.6			-0.6	mA	
I _{OS} ‡	V _{CC} = 5.5 V, V _O = 0			-100		-225	-100	-225	mA
I _{CCL}	V _{CC} = 5.5 V			37	60		37	60	mA
I _{CCH}	V _{CC} = 5.5 V			2	5		2	5	mA
I _{CZ}	V _{CC} = 5.5 V			5	8		5	8	mA
C _i	V _{CC} = 5 V, V _I = 2.5 V or 0.5 V			6			6	pF	
C _o	V _{CC} = 5 V, V _O = 2.5 V or 0.5 V			10			10	pF	

† All typical values are at V_{CC} = 5 V, T_A = 25°C.

‡ Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.

timing requirements

		V _{CC} = 5 V, T _A = 25°C		V _{CC} = 4.5 V to 5.5 V, T _A = MIN to MAX [§]				UNIT
		'BCT374		SN54BCT374		SN74BCT374		
		MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency		70		70		70	MHz
t _{su}	Setup time, Data before CLK ↑	6.5		6.5		6.5		ns
t _h	Hold time, Data before CLK ↑	0		0		0		ns
t _w	Pulse duration, CLK high	7		8		7		ns

§ For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

2

BICMOS Circuits

SN54BCT374, SN74BCT374
OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS
WITH 3-STATE OUTPUTS


switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = MIN to MAX†				UNIT
			'BCT374			SN54BCT374		SN74BCT374		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f _{max}			70			70		70		MHz
t _{PLH}	CLK	Q	2	7.2	9.1	2	11.6	2	10.6	ns
t _{PHL}			2	7.1	8.8	2	10.6	2	10	
t _{PZH}	\overline{OC}	Q	1	8.3	10.1	1	12.7	1	12.3	ns
t _{PZL}			1	8.6	10.6	1	13	1	12.7	
t _{PHZ}	\overline{OC}	Q	1	4.7	6.3	1	7.1	1	6.8	ns
t _{PLZ}			1	4.8	6.3	1	7.5	1	6.8	

† For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

**SN54BCT374, SN74BCT374
OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS
WITH 3-STATE OUTPUTS**





PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT

SWITCH POSITION TABLE

TEST	S1
t _{pLH}	Open
t _{pHL}	Open
t _{pZH}	Open
t _{pZL}	Closed
t _{pHZ}	Open
t _{pLZ}	Closed



NOTES: A. C_L includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z₀ = 50 Ω, t_r ≤ 2.5 ns, t_f ≤ 2.5 ns.

D. The outputs are measured one at a time with one input transition per measurement.

FIGURE 1. SWITCHING CHARACTERISTICS

2 BICMOS Circuits

SN54BCT540, SN74BCT540 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

D3125, JULY 1988

- State of the Art BiCMOS Design Significantly Reduces ICCZ
- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- P-N-P Inputs Reduce D-C Loading
- Data Flow-Through Pinout (All Inputs on Opposite Side from Outputs)
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

description

These octal buffers and line drivers are designed to have the performance of the popular SN54BCT240/SN74BCT240 series and, at the same time, offer a pinout with inputs and outputs on opposite sides of the package. This arrangement greatly enhances printed circuit board layout.

The three-state control gate is a 2-input NOR gate so that if either $\bar{G}1$ or $\bar{G}2$ is high, all eight outputs are in the high-impedance state.


The SN54BCT540 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74BCT540 is characterized for operation from 0°C to 70°C .

FUNCTION TABLE


INPUTS			OUTPUT Y
$\bar{G}1$	$\bar{G}2$	A	
L	L	L	H
L	L	H	L
H	X	X	Z
X	H	X	Z

Z = High Impedance

SN54BCT540 ... J PACKAGE
SN74BCT540 ... DW OR N PACKAGE
(TOP VIEW)



SN54BCT540 ... FK PACKAGE
(TOP VIEW)




2


BICMOS Circuits

SN54BCT540, SN74BCT540 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

logic symbol†



logic diagram (positive logic)



2

† This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.

BICMOS Circuits

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage, V_{CC}	-0.5 V to 7 V
Input voltage	-0.5 V to 7 V
Voltage applied to any output in the disabled or power-off state	-0.5 V to 5.5 V
Voltage applied to any output in the high state	-0.5 V to V_{CC}
Current into any output in the low state: SN54BCT540	96 mA
SN74BCT540	128 mA
Operating free-air temperature range: SN54BCT540	-55°C to 125°C
SN74BCT540	0°C to 70°C
Storage temperature range	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

	SN54BCT540			SN74BCT540			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC} Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH} High-level input voltage	2			2			V
V_{IL} Low-level input voltage			0.8			0.8	V
I_{IK} Input clamp current			-18			-18	mA
I_{OH} High-level output current			-12			-15	mA
I_{OL} Low-level output current			48			64	mA
T_A Operating free-air temperature	-55		125	0		70	°C

SN54BCT540, SN74BCT540
OCTAL BUFFERS AND LINE DRIVERS
WITH 3-STATE OUTPUTS

electrical characteristics over recommended operating free-air temperature range
(unless otherwise noted)

PARAMETER	TEST CONDITIONS†		SN54BCT540			SN74BCT540			UNIT
			MIN	TYP‡	MAX	MIN	TYP‡	MAX	
V _{IK}	V _{CC} = 4.5 V, I _I = -18 mA		-1.2			-1.2			V
V _{OH}	V _{CC} = 4.5 V	I _{OH} = -3 mA	2.4	3.3		2.4	3.3		V
		I _{OH} = -12 mA	2	3.2					
		I _{OH} = -15 mA				2	3.1		
V _{OL}	V _{CC} = 4.5 V	I _{OL} = 48 mA	0.38		0.55				V
		I _{OL} = 64 mA					0.42	0.55	
I _{OZH}	V _{CC} = 5.5 V, V _O = 2.7 V		50						μA
I _{OZL}	V _{CC} = 5.5 V, V _O = 0.5 V		-50						μA
I _I	V _{CC} = 5.5 V, V _I = 5.5 V		0.1						mA
I _{IH}	V _{CC} = 5.5 V, V _I = 2.7 V		20						μA
I _{IL}	V _{CC} = 5.5 V, V _I = 0.5 V		-0.6						mA
I _{OS} §	V _{CC} = 5.5 V, V _O = 0		-100		-225	-100		-225	mA
I _{CC1}	V _{CC} = 5.5 V		45		71	45		71	mA
I _{CC2}	V _{CC} = 5.5 V		20		30	20		30	mA
I _{CCZ}	V _{CC} = 5.5 V		3		6	3		6	mA
C _i	V _{CC} = 5 V, V _I = 2.5 V or 0.5 V		6			5			pF
C _o	V _{CC} = 5 V, V _I = 2.5 V or 0.5 V		10			10			

† For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

‡ All typical values are at V_{CC} = 5 V, T_A = 25°C.

§ Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.


switching characteristics

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = MIN to MAX†				UNIT
			'BCT540			SN54BCT540		SN74BCT540		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	A	Y	2.5	4.1	5.8	1.9	7.2	2	6.9	ns
t _{PHL}	A	Y	0.6	1.9	3.5	0.3	4.5	0.3	4	ns
t _{PZH}	\bar{G}	Y	4.8	6.8	8.9	4.1	10.4	4.1	10.1	ns
t _{PZL}	\bar{G}	Y	6	8	10	5.3	11.8	5.3	11.3	ns
t _{PHZ}	\bar{G}	Y	3.5	5.7	7.8	2.7	9.4	2.7	9	ns
t _{PLZ}	\bar{G}	Y	3.8	5.5	7.4	3.5	8.9	3.5	8.5	ns

† For conditions specified as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.



SN54BCT540, SN74BCT540
OCTAL BUFFERS AND LINE DRIVERS
WITH 3-STATE OUTPUTS

PARAMETER MEASUREMENT INFORMATION



SWITCH POSITION TABLE

TEST	S1
t _{PLH}	Open
t _{PHL}	Open
t _{PZH}	Open
t _{PZL}	Closed
t _{PHZ}	Open
t _{PLZ}	Closed



- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
 Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by the generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_r ≤ 2.5 ns, t_f ≤ 2.5 ns.

FIGURE 1. SWITCHING CHARACTERISTICS

SN54BCT541, SN74BCT541 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

D3126, JULY 1988

- State of the Art BiCMOS Design Significantly Reduces I_{CCZ}
- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- P-N-P Inputs Reduce D-C Loading
- Data Flow-Through Pinout (All Inputs on Opposite Side from Outputs)
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

description

These octal buffers and line drivers are designed to have the performance of the popular SN54BCT240/SN74BCT240 series and, at the same time, offer a pinout with inputs and outputs on opposite sides of the package. This arrangement greatly enhances printed circuit board layout.

The three-state control gate is a 2-input NOR gate so that if either $\bar{G}1$ or $\bar{G}2$ is high, all eight outputs are in the high-impedance state.


The SN54BCT541 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74BCT541 is characterized for operation from 0°C to 70°C .

FUNCTION TABLE


INPUTS			OUTPUT Y
$\bar{G}1$	$\bar{G}2$	A	
L	L	L	L
L	L	H	H
H	X	X	Z
X	H	X	Z

Z = High Impedance

SN54BCT541 ... J PACKAGE
SN74BCT541 ... DW OR N PACKAGE



SN54BCT541 ... FK PACKAGE
(TOP VIEW)




2


BiCMOS Circuits

SN54BCT541, SN74BCT541 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

logic symbol†



logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEC Std. 91-1984 and IEC Publication 617-12.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage, V_{CC}	-0.5 V to 7 V
Input voltage (see Note 1)	-0.5 V to 7 V
Voltage applied to any output in the disabled or power-off state	-0.5 V to 5.5 V
Voltage applied to any output in the high state	-0.5 V to V_{CC}
Current into any output in the low state: SN54BCT541	96 mA
SN74BCT541	128 mA
Operating free-air temperature range: SN54BCT541	-55°C to 125°C
SN74BCT541	0°C to 70°C
Storage temperature range	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input negative voltage rating may be exceeded if the input clamp current rating is observed.

recommended operating conditions

	SN54BCT541			SN74BCT541			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC} Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH} High-level input voltage	2			2			V
V_{IL} Low-level input voltage	0.8			0.8			V
I_{IK} Input clamp current	-18			-18			mA
I_{OH} High-level output current	-12			-15			mA
I_{OL} Low-level output current	48			64			mA
T_A Operating free-air temperature	-55	125		0	70		°C

SN54BCT541, SN74BCT541 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

**electrical characteristics over recommended operating free-air temperature range
(unless otherwise noted)**

PARAMETER	TEST CONDITIONS†		SN54BCT541			SN74BCT541			UNIT
			MIN	TYP‡	MAX	MIN	TYP‡	MAX	
V _{IK}	V _{CC} = 4.5 V, I _I = -18 mA		-1.2			-1.2			V
V _{OH}	V _{CC} = 4.5 V	I _{OH} = -3 mA	2.4	3.3		2.4	3.3		V
		I _{OH} = -12 mA	2	3.2					
		I _{OH} = -15 mA				2	3.1		
V _{OL}	V _{CC} = 4.5 V	I _{OL} = 48 mA		0.38	0.55				V
		I _{OL} = 64 mA				0.42	0.55		
I _{OZH}	V _{CC} = 5.5 V, V _O = 2.7 V		50			50			μA
I _{OZL}	V _{CC} = 5.5 V, V _O = 0.5 V		-50			-50			μA
I _I	V _{CC} = 5.5 V, V _I = 7 V		0.1			0.1			mA
I _{IH}	V _{CC} = 5.5 V, V _I = 2.7 V		20			20			μA
I _{IL}	V _{CC} = 5.5 V, V _I = 0.5 V		-0.6			-0.6			mA
I _{OS} §	V _{CC} = 5.5 V, V _O = 0		-100			-100			mA
I _{CCL}	V _{CC} = 5.5 V		47			72			mA
I _{CCH}	V _{CC} = 5.5 V		27			40			mA
I _{CCZ}	V _{CC} = 5.5 V		5			7			mA
C _i	V _{CC} = 5 V, V _I = 2.5 V or 0.5 V		5			5			pF
C _o	V _{CC} = 5 V, V _I = 2.5 V or 0.5 V		10			10			

† For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

‡ All typical values are at V_{CC} = 5 V, T_A = 25°C.

§ Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.

switching characteristics (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = MIN to MAX†				UNIT
			'BCT541			SN54BCT541		SN74BCT541		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	A	Y	2.1	3.7	5.3	1.7	6.3	1.7	6	ns
t _{PHL}	A	Y	3.7	5.5	7.5	3.2	8.7	3.4	8.2	ns
t _{PZH}	\bar{G}	Y	5.3	7.2	9.3	4.4	11	4.6	10.7	ns
t _{PZL}	\bar{G}	Y	6	8	10.4	5.4	12.4	5.4	11.5	ns
t _{PHZ}	\bar{G}	Y	3.5	5.6	7.6	3	9.1	3	8.6	ns
t _{PLZ}	\bar{G}	Y	3.4	5.2	7.2	3	9.4	3	8.6	ns

2

BiCMOS Circuits



**SN54BCT541, SN74BCT541
OCTAL BUFFERS AND LINE DRIVERS
WITH 3-STATE OUTPUTS**

PARAMETER MEASUREMENT INFORMATION



SWITCH POSITION TABLE

TEST	S1
t_{PLH}	Open
t_{PHL}	Open
t_{PZH}	Open
t_{PZL}	Closed
t_{PHZ}	Open
t_{PLZ}	Closed



NOTES: A. C_L includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

C. All input pulses are supplied by the generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.

FIGURE 1. SWITCHING CHARACTERISTICS

SN54BCT543, SN74BCT543 OCTAL REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS

D3199, NOVEMBER 1988

- 3-State True Outputs
- Back-to-Back Registers for Storage
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers and Standard Plastic and Ceramic 300-mil DIPs

description

The 'BCT543 octal transceiver contains two sets of D-type latches for temporary storage of data flowing in either direction. Separate Latch Enable (\overline{LEA} or \overline{LEB}) and Output Enable (\overline{GAB} or \overline{GBA}) inputs are provided for each register to permit independent control in either direction of data flow.

The A-to-B Enable (\overline{CEAB}) input must be low in order to enter data from A or to output data from B. Having \overline{CEAB} low and \overline{LEA} low makes the A-to-B latches transparent; a subsequent low-to-high transition of \overline{LEAB} puts the A latches in the storage mode. With \overline{CEAB} and \overline{GAB} both low, the 3-state B outputs are active and reflect the data present at the output of the A latches. Data flow from B to A is similar, but requires using the \overline{CEBA} , \overline{LEBA} , and \overline{GBA} inputs.

The SN54BCT543 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74BCT543 is characterized for operation from 0°C to 70°C .


FUNCTION TABLE

INPUTS				OUTPUTS	LATCH STATUS
\overline{GAB}	\overline{CEAB}	\overline{LEAB}	DATA	B1 THRU B8	A TO B [†]
H	X	X	X	Z	OUTPUTS DISABLED
L	H	L	L	Z	OUTPUTS DISABLED
L	H	L	H	Z	DATA LATCHED
L	L	H	H	L	DATA LATCHED [‡]
L	L	H	H	H	
L	L	L	L	L	TRANSPARENT
L	L	L	H	H	


[†] A-to-B data flow is shown; B-to-A flow control is the same except uses \overline{CEBA} , \overline{LEBA} , and \overline{GBA} .

[‡] Data present before low-to-high transition of \overline{LEAB} .

SN54BCT543 ... JT PACKAGE
SN74BCT543 ... DW OR NT PACKAGE
(TOP VIEW)




SN54BCT543 ... FK PACKAGE
(TOP VIEW)




NC—No internal connection

SN54BCT543, SN74BCT543 OCTAL REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS

logic symbol†



logic diagram (positive logic)



Pin numbers shown are for DW, JT, and NT packages.

† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage, V_{CC}	-0.5 V to 7 V
Input voltage (I/O ports) (see Note 1)	-0.5 V to 5.5 V
Input voltage (Excluding I/O ports) (see Note 1)	-0.5 V to 7 V
Voltage applied to any output in the high state	-0.5 V to V_{CC}
Input clamp current	-30 mA
Current into any output in the low state: SN54BCT543	96 mA
SN74BCT543	128 mA
Operating free-air temperature range: SN54BCT543	-55°C to 125°C
SN74BCT543	0°C to 70°C
Storage temperature range	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input negative voltage rating may be exceeded if the input clamp current rating is observed.

SN54BCT543, SN74BCT543
OCTAL REGISTERED TRANSCEIVERS
WITH 3-STATE OUTPUTS

recommended operating conditions

	SN54BCT543			SN74BCT543			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC} Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V _{IH} High-level input voltage	2			2			V
V _{IL} Low-level input voltage			0.8			0.8	V
I _{IK} Input clamp current			-18			-18	mA
I _{OH} High-level output current			-12			-15	mA
I _{OL} Low-level output current			48			64	mA
T _A Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54BCT543			SN74BCT543			UNIT
		MIN	TYP†	MAX	MIN	TYP†	MAX	
V _{IK}	V _{CC} = 4.5 V, I _I = -18 mA			-1.2			-1.2	V
V _{OH}	V _{CC} = 4.5 V	I _{OH} = -3 mA	2.4	3.3	2.4	3.3		V
		I _{OH} = -12 mA	2	3.2				
		I _{OH} = -15 mA			2	3.1		
V _{OL}	V _{CC} = 4.5 V	I _{OL} = 48 mA		0.38	0.55			V
		I _{OL} = 64 mA				0.42	0.55	
I _I	V _{CC} = 5.5 V, V _I = 5.5 V			0.4			0.4	mA
I _{IH} §	Control inputs A and B	V _{CC} = 5.5 V, V _I = 2.7 V			20		20	µA
					70		70	
I _{IL} §	Control inputs A and B	V _{CC} = 5.5 V, V _I = 0.5 V			-0.6		-0.6	mA
					-0.65		-0.65	
I _{OS} ‡	V _{CC} = 5.5 V, V _O = 0	-100		-225	-100		-225	mA
I _{CCL}	V _{CC} = 5.5 V		45	71	45	71		mA
I _{CCH}	V _{CC} = 5.5 V		5	8	5	8		mA
I _{CCZ}	V _{CC} = 5.5 V		9	15	5	15		mA
C _i	Control inputs V _{CC} = 5 V, V _I = 2.5 V or 0.5 V		6		6			pF
C _{io}	A and B V _{CC} = 5 V, V _I = 2.5 V or 0.5 V		16		16			pF

† All typical values are at V_{CC} = 5 V, T_A = 25°C.

‡ Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.

§ For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

SN54BCT543, SN74BCT543
OCTAL REGISTERED TRANSCEIVERS
WITH 3-STATE OUTPUTS

timing requirements

		$V_{CC} = 5\text{ V},$ $T_A = 25^\circ\text{C}$		$V_{CC} = 4.5\text{ V to }5.5\text{ V},$ $T_A = \text{MIN TO MAX}^\dagger$				UNIT
		'BCT543		SN54BCT543		SN74BCT543		
		MIN	MAX	MIN	MAX	MIN	MAX	
t_{SU}	Setup time, data before latch enable \uparrow	4.5		4.5		4.5		ns
t_H	Hold time, data after latch enable \uparrow	1.5		1.5		1.5		ns
t_W	Pulse duration, latch enable low	7		7		7		ns

switching characteristics (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5\text{ V},$ $C_L = 50\text{ pF},$ $R_1 = 500\ \Omega,$ $R_2 = 500\ \Omega,$ $T_A = 25^\circ\text{C}$			$V_{CC} = 4.5\text{ V to }5.5\text{ V},$ $C_L = 50\text{ pF},$ $R_1 = 500\ \Omega,$ $R_2 = 500\ \Omega,$ $T_A = \text{MIN TO MAX}^\dagger$				UNIT
			'BCT543			SN54BCT543		SN74BCT543		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t_{PLH}	A or B	B or A	2	5.7	7.5	2	9.9	2	8.8	ns
t_{PHL}			2	6.3	8.2	2	9.7	2	9.6	
t_{PLH}	\overline{LE}	A or B	2	8.2	10.3	2	13.9	2	12.9	ns
t_{PHL}			2	8.5	10.6	2	13.2	2	12.7	
t_{PZH}	\overline{G}	A or B	1	6.8	8.6	1	11.4	1	10.7	ns
t_{PZL}			1	8.7	10.8	1	12.8	1	12.3	
t_{PHZ}	\overline{G}	A or B	1	5.5	7.2	1	8.8	1	8.1	ns
t_{PLZ}			1	4.7	6.4	1	8.1	1	7.2	
t_{PZH}	\overline{OE}	A or B	1	7.6	9.8	1	12.8	1	12	ns
t_{PZL}			1	9.5	11.6	1	13.8	1	13.5	
t_{PHZ}	\overline{OE}	A or B	1	5.8	7.5	1	9.3	1	8.5	ns
t_{PLZ}			1	4.8	6.7	1	8.4	1	7.6	

\dagger For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

2


BICMOS Circuits

PARAMETER MEASUREMENT INFORMATION




SWITCH POSITION TABLE


TEST	S1
t_{PLH}	Open
t_{PHL}	Open
t_{PZH}	Open
t_{PZL}	Closed
t_{PHZ}	Open
t_{PLZ}	Closed



VOLTAGE WAVEFORMS
 SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
 PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS
 ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS

NOTES: A. C_L includes probe and jig capacitance.

B. Input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50 \Omega$, $t_r = 2.5$ ns, $t_f = 2.5$ ns.

C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

D. The outputs are measured one at a time with one input transition per measurement.

FIGURE 1. SWITCHING CHARACTERISTICS

SN54BCT534, SN74BCT534 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS

D3322, AUGUST 1989

2

BICMOS Circuits

- 8 D-Type Flip-Flops in a Single Package
- 3-State Bus-Driving Inverting Outputs
- Full Parallel Access for Loading
- Buffered Control Inputs
- State of the Art BiCMOS Design Significantly Reduces ICCZ
- Functionally Equivalent to 54F534 and 74F534
- ESD Protection Exceeds 2000 V per MIL-STD-883C Method 3015
- Power-Up High-Impedance State
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

description

These 8-bit flip-flops feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.


The eight flip-flops of the 'BCT534 are edge-triggered D-type flip-flops. On the positive transition of the clock, the \bar{Q} outputs will be set to the complement of the logic levels that were set up at the D inputs.

A buffered output-control (\overline{OC}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly. The high-impedance third state and increased drive provide the capability to drive the bus lines in a bus-organized system without need for interface or pull-up components.


The output control (\overline{OC}) does not affect the internal operations of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN54BCT534 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74BCT534 is characterized for operation from 0°C to 70°C .

SN54BCT534 ... J PACKAGE
SN74BCT534 ... DW OR N PACKAGE
(TOP VIEW)



SN54BCT534 ... FK PACKAGE
(TOP VIEW)




SN54BCT534, SN74BCT534 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS

FUNCTION TABLE
(each flip-flop)


INPUTS			OUTPUTS
\overline{OC}	CLK	D	\overline{Q}
L	↑	H	L
L	↑	L	H
L	L	X	Q_0
H	X	X	Z

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage, V_{CC}	-0.5 V to 7 V
Input voltage, V_I (see Note 1)	0.5 V to 7 V
Voltage applied to any output in the disabled or power-off state	-0.5 V to 5.5 V
Voltage applied to any output in the high state	-0.5 V to V_{CC}
Input clamp current	-30 mA
Current into any output in the low state: SN54BCT534	96 mA
SN74BCT534	128 mA
Operating free-air temperature range: SN54BCT534	-55°C to 125°C
SN74BCT534	0°C to 70°C
Storage temperature range	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

SN54BCT534, SN74BCT534
OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS
WITH 3-STATE OUTPUTS

recommended operating conditions

	SN54BCT534			SN74BCT534			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC} Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V _{IH} High-level input voltage	2			2			V
V _{IL} Low-level input voltage			0.8			0.8	V
I _{IK} Input clamp current			-18			-18	mA
I _{OH} High-level output current			-12			-15	mA
I _{OL} Low-level output current			48			64	mA
T _A Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range
(unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54BCT534			SN74BCT534			UNIT
		MIN	TYP†	MAX	MIN	TYP†	MAX	
V _{IK}	V _{CC} = 4.5 V, I _I = -18 mA			-1.2			-1.2	V
V _{OH}	V _{CC} = 4.5 V	I _{OH} = -3 mA	2.4	3.3	2.4	3.3		V
		I _{OH} = -12 mA	2	3.2				
		I _{OH} = -15 mA			2	3.1		
V _{OL}	V _{CC} = 4.5 V	I _{OL} = 48 mA		0.38	0.55			V
		I _{OL} = 64 mA				0.42	0.55	
I _{OZH}	V _{CC} = 5.5 V, V _O = 2.7 V			50			50	μA
I _{OZL}	V _{CC} = 5.5 V, V _O = 0.5 V			-50			-50	μA
I _I	V _{CC} = 5.5 V, V _I = 5.5 V			0.4			0.4	mA
I _{IH}	V _{CC} = 5.5 V, V _I = 2.7 V			20			20	μA
I _{IL}	V _{CC} = 5.5 V, V _I = 0.5 V			-0.6			-0.6	mA
I _{OS} ‡	V _{CC} = 5.5 V, V _O = 0	-100		-225	-100		-225	mA
I _{CCL}	V _{CC} = 5.5 V, V _O = 0		38	55	38	55		mA
I _{CCH}	V _{CC} = 5.5 V, V _O = 0		5	8	5	8		mA
I _{CCZ}	V _{CC} = 5.5 V, V _O = 0		4.5	7	4.5	7		mA
C _i	V _I = V _{CC} or GND, V _{CC} = 5 V		6		6			pF
C _o	V _O = V _{CC} or GND, V _{CC} = 5 V		10		10			pF

† All typical values are at V_{CC} = 5 V, T_A = 25°C.

‡ Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.

2

BICMOS Circuits

SN54BCT534, SN74BCT534
OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS
WITH 3-STATE OUTPUTS

timing requirements

		$V_{CC} = 5V$, $T_A = 25^\circ C$		$V_{CC} = 4.5V \text{ to } 5.5V$, $T_A = \text{MIN to MAX}^\dagger$				UNIT
		'BCT534		SN54BCT534		SN74BCT534		
		MIN	MAX	MIN	MAX	MIN	MAX	
f_{clock}	Clock frequency	0	.77	0	.77	0	.77	MHz
t_{su}	Setup time, before enable CLK \uparrow	Data high	6	6	6	6	6	ns
		Data low	9.5	9.5	9.5	9.5	9.5	
t_h	Hold time after CLK \uparrow	Data high	0	0	0	0	0	ns
		Data low	1	1	1	1	1	
t_w	Pulse duration	CLK high	6	6	6	6	6	ns
		CLK low	7	7	7	7	7	


switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5V$, $C_L = 50 \text{ pF}$, $R_1 = 500 \Omega$, $R_2 = 500 \Omega$, $T_A = 25^\circ C$			$V_{CC} = 4.5V \text{ to } 5.5V$, $C_L = 50 \text{ pF}$, $R_1 = 500 \Omega$, $R_2 = 500 \Omega$, $T_A = \text{MIN to MAX}^\dagger$				UNIT
			'BCT534			SN54BCT534		SN74BCT534		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f_{max}			.77			.77		.77		MHz
t_{PLH}	CLK	\bar{Q}	3.3	6.7	9.6	3.3	12.8	3.3	11.4	ns
t_{PHL}			3.5	6.2	8.8	3.5	11	3.5	10	
t_{PZH}	\bar{OC}	\bar{Q}	3.9	7.6	10.3	3.9	13.1	3.9	12.5	ns
t_{PZL}			4.6	8.2	11.1	4.6	13.7	4.6	13.3	
t_{PHZ}	\bar{OC}	\bar{Q}	2.6	4.7	6.7	2.6	8	2.6	7.4	ns
t_{PLZ}			1.8	4.1	6.1	1.8	7.8	1.8	6.9	

\dagger For conditions as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.




SN54BCT534, SN74BCT534
 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS
 WITH 3-STATE OUTPUTS

PARAMETER MEASUREMENT INFORMATION



SWITCH POSITION TABLE

TEST	S1
t_{PLH}	Open
t_{PHL}	Open
t_{PZH}	Open
t_{PZL}	Closed
t_{PHZ}	Open
t_{PLZ}	Closed



NOTES: A. C_L includes probe and jig capacitance.

B. Input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50 \Omega$, $t_r = 2.5$ ns, $t_f = 2.5$ ns.

C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

D. The outputs are measured one at a time with one input transition per measurement.

FIGURE 1. SWITCHING CHARACTERISTICS

SN54BCT620A, SN74BCT620A OCTAL BUS TRANSCEIVERS

D3196, SEPTEMBER 1987—REVISED NOVEMBER 1988

- State of the Art BiCMOS Design Significantly Reduces I_{CCZ}
- P-N-P Inputs Reduce DC Loading
- Functionally Equivalent to 54F620 and 74F620
- ESD Protection Exceeds 2000 V per MIL-STD-883C Method 3015
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

description


These octal bus transceivers are designed for asynchronous two-way communications between data buses. The control function implementation allows for maximum flexibility in timing.

These devices allow data transmission from the A bus to the B bus or from the B bus to the A bus depending upon the logic levels at the enable inputs (\overline{GBA} and GAB).


The enable inputs can be used to disable the device so that the buses are effectively isolated. The dual-enable configuration gives the octal bus transceivers the capability to store data by simultaneous activation of \overline{GBA} and GAB. Each output reinforces its input in this transceiver configuration. When both enable inputs are activated and all other data sources to the two sets of bus lines are at high impedance, both sets of bus lines (16 in all) will remain at their last states.

The SN54BCT620A is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74BCT620A is characterized for operation from 0°C to 70°C .

SN54BCT620A ... J PACKAGE
SN74BCT620A ... DW OR N PACKAGE



SN54BCT620A ... FK PACKAGE




FUNCTION TABLE


ENABLE INPUTS		OPERATION
\overline{GBA}	GAB	BCT620A
L	L	\overline{B} data to A bus
H	H	\overline{A} data to B bus
H	L	Isolation
L	H	\overline{B} data to A bus
L	H	\overline{A} data to B bus

SN54BCT620A, SN74BCT620A OCTAL BUS TRANSCEIVERS

logic symbol†



logic diagram (positive logic)



2

BICMOS Circuits

† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage, V_{CC}	-0.5 V to 7 V
Input voltage (see Note 1): Control inputs	-0.5 V to 7 V
I/O ports	-0.5 V to 5.5 V
Voltage applied to any output in the disabled or power-off state	-0.5 V to 5.5 V
Voltage applied to any output in the high state	-0.5 V to V_{CC}
Input clamp current	-30 mA
Current into any output in the low state: SN54BCT620A	96 mA
SN74BCT620A	128 mA
Operating free-air temperature range: SN54BCT620A	-55°C to 125°C
SN74BCT620A	0°C to 70°C
Storage temperature range	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input negative voltage rating may be exceeded if the input clamp current rating is observed.

SN54BCT620A, SN74BCT620A
OCTAL BUS TRANSCEIVERS

recommended operating conditions

		SN54BCT620A			SN74BCT620A			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V _{IH}	High-level input voltage	2			2			V
V _{IL}	Low-level input voltage			0.8			0.8	V
I _{IK}	Input clamp current			-18			-18	mA
I _{OH}	High-level output current	Any A		-3			-3	mA
		Any B		-12			-15	mA
I _{OL}	Low-level output current	Any A		20			24	mA
		Any B		48			64	mA
T _A	Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range
(unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN54BCT620A			SN74BCT620A			UNIT	
				MIN	TYP†	MAX	MIN	TYP†	MAX		
V _{IK}		V _{CC} = 4.5 V,	I _I = -18 mA			-1.2			-1.2	V	
V _{OH}	Any A	V _{CC} = 4.5 V	I _{OH} = -1 mA	2.5	3.4		2.5	3.4		V	
			I _{OH} = -3 mA	2.4	3.3		2.4	3.3		V	
	Any B		I _{OH} = -3 mA	2.4	3.3		2.4	3.3		V	
			I _{OH} = -12 mA	2	3.2					V	
V _{OL}	Any A	V _{CC} = 4.5 V	I _{OL} = -15 mA				2	3.1		V	
			I _{OL} = 20 mA		0.3	0.5				V	
	Any B		I _{OL} = 24 mA					0.35	0.5		V
			I _{OL} = 48 mA		0.38	0.55					V
I _I	A and B	V _{CC} = 5.5 V,	V _I = 5.5 V			1.0			1.0	mA	
	GAB or GBA	V _{CC} = 5.5 V,	V _I = 5.5 V			0.1			0.1	mA	
I _{IH} ‡	A and B	V _{CC} = 5.5 V,	V _I = 2.7 V			70			70	μA	
	GAB or GBA	V _{CC} = 5.5 V,	V _I = 2.7 V			20			20	μA	
I _{IL} ‡	A and B	V _{CC} = 5.5 V,	V _I = 0.5 V			-0.65			-0.65	mA	
	GAB or GBA	V _{CC} = 5.5 V,	V _I = 0.5 V			-0.60			-0.60	mA	
I _{OS} §	Any A	V _{CC} = 5.5 V,	V _O = 0	-60		-150	-60		-150	mA	
	Any B	V _{CC} = 5.5 V,	V _O = 0	-100		-225	-100		-225	mA	
I _{CCH}		V _{CC} = 5.5 V,	See Note 2		23	37		23	37	mA	
I _{CCL}		V _{CC} = 5.5 V,	See Note 2		53	84		53	84	mA	
I _{CCZ}		V _{CC} = 5.5 V			4	10		4	10	mA	
C _i	GAB or GBA	V _{CC} = 5 V,	V _I = 2.5 V or 0.5 V		5			5		pF	
C _{io}	A	V _{CC} = 5 V,	V _I = 2.5 V or 0.5 V		9			9		pF	
	B				12			12		pF	

† All typical values are at V_{CC} = 5 V, T_A = 25°C.

‡ For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

§ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

NOTE 2: I_{CCH} and I_{CCL} are measured in the A to B mode.

2

BICMOS Circuits



SN54BCT620A, SN74BCT620A
OCTAL BUS TRANSCEIVERS

switching characteristics (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = MIN to MAX†				UNIT
			'BCT620A			SN54BCT620A		SN74BCT620A		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	A	B	0.6	3.4	5.2	0.6	6.2	0.6	5.8	ns
t _{PHL}			0.1	1.9	3.4	0.1	3.7	0.1	3.6	
t _{PLH}	B	A	0.9	4.1	6	0.9	7.2	0.9	6.9	ns
t _{PHL}			0.1	2	3.7	0.1	4	0.1	3.9	
t _{PZH}	G _{BA}	A	3.5	7.2	9.2	3.5	10.9	3.5	10.6	ns
t _{PZL}			3.7	7.6	9.9	3.7	11.5	3.7	11.1	
t _{PHZ}	G _{BA}	A	3.1	5.3	8.6	3.1	10.8	3.1	10	ns
t _{PLZ}			1.3	4.4	6.9	1.3	8.3	1.3	7.8	
t _{PZH}	G _{AB}	B	2	5.3	6.7	2	7.9	2	7.4	ns
t _{PZL}			2.9	6.1	8.1	2.9	9.2	2.9	9	
t _{PHZ}	G _{AB}	B	2.1	5.2	7	2.1	8.5	2.1	8.1	ns
t _{PLZ}			0.1	3.7	5.3	0.1	6	0.1	5.9	

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

2

BICMOS Circuits


PARAMETER MEASUREMENT INFORMATION




SWITCH POSITION TABLE

TEST	S1
t_{PLH}	Open
t_{PHL}	Open
t_{PZH}	Open
t_{PZL}	Closed
t_{PHZ}	Open
t_{PLZ}	Closed


LOAD CIRCUIT




VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS
PULSE DURATIONS



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS

NOTES: A. C_L includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10$ MHz, $Z_O = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.

D. The outputs are measured one at a time with one input transition per measurement.

FIGURE 1. SWITCHING CHARACTERISTICS

SN54BCT623, SN74BCT623 OCTAL BUS TRANSCEIVERS

D3057, SEPTEMBER 1988—REVISED NOVEMBER 1988

- **State of the Art BiCMOS Design Significantly Reduces ICCZ**
- **Functionally Equivalent to SN54F623 and SN74F623**
- **ESD Protection Exceeds 2000 V per MIL-STD-883C Method 3015**
- **Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs**
- **Dependable Texas Instruments Quality and Reliability**

2

BiCMOS Circuits

description


These octal bus transceivers are designed for asynchronous two-way communications between data buses. The control function implementation allows for maximum flexibility in timing.

These devices allow data transmission from the A bus to the B bus or from the B bus to the A bus depending upon the logic levels at the enable inputs ($\overline{\text{GBA}}$ and GAB).


The enable inputs can be used to disable the device so that the buses are effectively isolated. The dual-enable configuration gives the octal bus transceivers the capability to store data by simultaneous activation of $\overline{\text{GBA}}$ and GAB . Each output reinforces its input in this transceiver configuration. When both enable inputs are activated and all other data sources to the two sets of bus lines are at high impedance, both sets of bus lines (16 in all) will remain at their last states.

The SN54BCT623 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74BCT623 is characterized for operation from 0°C to 70°C .

SN54BCT623 ... J PACKAGE
SN74BCT623 ... DW OR N PACKAGE



SN54BCT623 ... FK PACKAGE
(TOP VIEW)



FUNCTION TABLE

ENABLE INPUTS		OPERATION
$\overline{\text{GBA}}$	GAB	
L	L	B data to A bus
H	H	A data to B bus
H	L	Isolation
L	H	B data to A bus
L	H	A data to B bus


PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 1988, Texas Instruments Incorporated

TEXAS
INSTRUMENTS


POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage, V_{CC}	-0.5 V to 7 V
Input voltage (see Note 1): Control inputs	-0.5 V to 7 V
I/O ports	-0.5 V to 5.5 V
Voltage applied to any output in the disabled or power-off state	-0.5 V to 5.5 V
Voltage applied to any output in the high state	-0.5 V to V_{CC}
Input clamp current	-30 mA
Current into any output in the low state: SN54BCT623	96 mA
SN74BCT623	128 mA
Operating free-air temperature range: SN54BCT623	-55°C to 125°C
SN74BCT623	0°C to 70°C
Storage temperature range	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input negative-voltage rating may be exceeded if the input clamp current rating is observed.

SN54BCT623, SN74BCT623 OCTAL BUS TRANSCEIVERS

recommended operating conditions

	SN54BCT623			SN74BCT623			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC} Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V _{IH} High-level input voltage	2			2			V
V _{IL} Low-level input voltage			0.8			0.8	V
I _{IJK} Input clamp current			-18			-18	mA
I _{OH} High-level output current	Any A		-3			-3	mA
	Any B		-12			-15	
I _{OL} Low-level output current	Any A		20			24	mA
	Any B		48			64	
T _A Operating free-air temperature	-55	125		0	70		°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN54BCT623			SN74BCT623			UNIT
				MIN	TYP†	MAX	MIN	TYP†	MAX	
V _{IK}		V _{CC} = 4.5 V, I _I = -18 mA			-1.2			-1.2	V	
V _{OH}	Any A	V _{CC} = 4.5 V	I _{OH} = -1 mA	2.5	3.4		2.5	3.4	V	
			I _{OH} = -3 mA	2.4	3.3		2.4	3.3		
	Any B	V _{CC} = 4.5 V	I _{OH} = -3 mA	2.4	3.3		2.4	3.3		
			I _{OH} = -12 mA	2	3.2					
						2	3.1			
V _{OL}	Any A	V _{CC} = 4.5 V	I _{OL} = 20 mA		0.3	0.5			V	
			I _{OL} = 24 mA				0.35	0.5		
	Any B	V _{CC} = 4.5 V	I _{OL} = 48 mA		0.38	0.55				
			I _{OL} = 64 mA				0.42	0.55		
I _I	A and B	V _{CC} = 5.5 V, V _I = 5.5 V			1			1	mA	
	GAB and $\overline{\text{G}}\text{BA}$	V _{CC} = 5.5 V, V _I = 5.5 V			0.1			0.1		
I _{IH} ‡	A and B	V _{CC} = 5.5 V, V _I = 2.7 V			70			70	μA	
	GAB and $\overline{\text{G}}\text{BA}$	V _{CC} = 5.5 V, V _I = 2.7 V			20			20		
I _{IL} ‡	A and B	V _{CC} = 5.5 V, V _I = 0.5 V			-0.65			-0.65	mA	
	GAB and $\overline{\text{G}}\text{BA}$	V _{CC} = 5.5 V, V _I = 0.5 V			-0.6			-0.6		
I _{OS} §	Any A	V _{CC} = 5.5 V, V _O = 0			-60		-150	-150	mA	
	Any B	V _{CC} = 5.5 V, V _O = 0			-100		-225	-225		
I _{CCH}		V _{CC} = 5.5 V, See Note 2		33	53		33	53	mA	
I _{CCL}		V _{CC} = 5.5 V, See Note 2		58	92		58	92	mA	
I _{CCZ}		V _{CC} = 5.5 V		6	11		6	11	mA	
C _{in}	GAB and $\overline{\text{G}}\text{BA}$	V _{CC} = 5 V, V _I = 2.5 V or 0.5 V		5			5		pF	
C _{io}	A	V _{CC} = 5 V, V _I = 2.5 V or 0.5 V		9			9		pF	
	B	V _{CC} = 5 V, V _I = 2.5 V or 0.5 V		12			12		pF	

† All typical values are at V_{CC} = 5 V, T_A = 25°C.

‡ For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

§ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

NOTE 2: I_{CCH} and I_{CCL} are measured in the A-to-B mode.


SN54BCT623, SN74BCT623
OCTAL BUS TRANSCEIVERS

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = MIN to MAX†				UNIT
			'BCT623			SN54BCT623		SN74BCT623		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	A	B	0.5	3.1	4.7	0.5	5.3	0.5	5.2	ns
t _{PHL}			1.7	4.9	6.9	1.7	7.6	1.7	7.4	
t _{PLH}	B	A	0.9	4.1	5.9	0.9	6.8	0.9	6.7	ns
t _{PHL}			1.8	5.3	7.6	1.8	8.3	1.8	8	
t _{PZH}	G _{BA}	A	3.1	6.8	9.1	3.1	10.7	3.1	10.6	ns
t _{PZL}			3.3	7.2	9.6	3.3	11.3	3.3	10.7	
t _{PHZ}	G _{BA}	A	1.9	6.1	8.3	1.9	10.6	1.9	9.8	ns
t _{PLZ}			1.1	4.6	7	1.1	8.1	1.1	7.8	
t _{PZH}	G _{AB}	B	2	5	6.8	2	7.8	2	7.6	ns
t _{PZL}			2.7	6.2	8	2.7	9.3	2.7	8.9	
t _{PHZ}	G _{AB}	B	1.1	4.6	6.5	1.1	8	1.1	7.7	ns
t _{PLZ}			0.3	3.2	6.3	0.3	7.2	0.3	7.1	

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT

SWITCH POSITION TABLE

TEST	S1
t _{PLH}	Open
t _{PHL}	Open
t _{PZH}	Open
t _{PZL}	Closed
t _{PHZ}	Open
t _{PLZ}	Closed



- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z₀ = 50 Ω, t_r ≤ 2.5 ns, t_f ≤ 2.5 ns.
 D. The outputs are measured one at a time with one input transition per measurement.

FIGURE 1. SWITCHING CHARACTERISTICS

SN54BCT640, SN74BCT640 OCTAL BUS TRANSCEIVERS

D3057, SEPTEMBER 1988—REVISED FEBRUARY 1989

- BiCMOS Process with TTL Inputs and Outputs
- BiCMOS Design Substantially Reduces Standby Current
- Outputs Have Undershoot Protection Circuitry
- Power-Up High-Impedance State
- Buffered Control Inputs to Reduce DC Loading Effects
- Package Options Include Plastic "Small Outline" Packages, Plastic Chip Carriers, and Standard Plastic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

description


These octal bus transceivers are designed for asynchronous two-way communication between data buses. The devices transmit data from the A bus to the B bus or from the B bus to the A bus depending upon the level at the direction control (DIR) input. The enable input (\bar{G}) can be used to disable the device so the buses are effectively isolated.

The SN54BCT640 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN54BCT640 is characterized for operation from 0°C to 70°C .


FUNCTION TABLE

CONTROL INPUTS		OPERATION
\bar{G}	DIR	
L	L	\bar{B} data to A bus
L	H	\bar{A} data to B bus
H	X	Isolation

SN54BCT640 ... J PACKAGE
SN74BCT640 ... DW OR N PACKAGE



SN54BCT640 ... FK PACKAGE




2


BiCMOS Circuits

SN54BCT640, SN74BCT640 OCTAL BUS TRANSCEIVERS

logic symbol†



logic diagram (positive logic)



2

BICMOS Circuits

† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage, V_{CC}	-0.5 V to 7 V
Input voltage (see Note 1)	-0.5 V to 7 V
Voltage applied to any output in the disabled or power-off state	-0.5 V to 5.5 V
Voltage applied to any output in the high state	-0.5 V to V_{CC}
Input clamp current	-30 mA
Current into any output in the low state: SN54BCT640	96 mA
SN74BCT640	128 mA
Operating free-air temperature range: SN54BCT640	-55°C to 125°C
SN74BCT640	0°C to 70°C
Storage temperature range	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

	SN54BCT640			SN74BCT640			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC} Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH} High-level input voltage	2			2			V
V_{IL} Low-level input voltage			0.8			0.8	V
I_{IK} Input clamp current			18			-18	mA
I_{OH} High-level output current	A1-A8		-3			-3	mA
	B1-B8		-12			-15	
I_{OL} Low-level output current	A1-A8		20			24	mA
	B1-B8		48			64	
T_A Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range
(unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54BCT640			SN74BCT640			UNIT
			MIN	TYP†	MAX	MIN	TYP†	MAX	
V _{IK}	V _{CC} = 4.5 V, I _I = -18 mA		-1.2			-1.2			V
V _{OH}	Any A	V _{CC} = 4.5 V	I _{OH} = -1 mA	2.5	3.4	2.5	3.4	V	
			I _{OH} = -3 mA	2.4	3.3	2.4	3.3		
	Any B	V _{CC} = 4.5 V	I _{OH} = -3 mA	2.4	3.3	2.4	3.3		
			I _{OH} = -12 mA	2	3.2				
					2	3.1			
V _{OL}	Any A	V _{CC} = 4.5 V	I _{OL} = 20 mA	0.3	0.5			V	
			I _{OL} = 24 mA			0.35	0.5		
	Any B	V _{CC} = 4.5 V	I _{OL} = 48 mA	0.38	0.55				
			I _{OL} = 64 mA			0.42	0.55		
I _I	Control inputs	V _{CC} = 5.5 V, V _I = 5.5 V	1.0			1.0			mA
	A or B ports	V _{CC} = 5.5 V, V _I = 5.5 V	0.1			0.1			
I _{IH} ‡	Control inputs	V _{CC} = 5.5 V, V _I = 2.7 V	70			70			µA
	A or B ports	V _{CC} = 5.5 V, V _I = 2.7 V	20			20			
I _{IL} ‡	Control inputs	V _{CC} = 5.5 V, V _I = 0.5 V	-1.2			-1.2			mA
	A or B ports	V _{CC} = 5.5 V, V _I = 0.5 V	-0.60			-0.60			
I _{OS} §	Any A	V _{CC} = 5.5 V, V _O = 0	-60	-150	-60	-150	mA		
	Any B	V _{CC} = 5.5 V, V _O = 0	-100	-225	-100	-225			
I _{CCH}	V _{CC} = 5.5 V, See Note 1		23	37	23	41	mA		
I _{CCL}	V _{CC} = 5.5 V, See Note 1		53	84	53	94	mA		
I _{CCZ}	V _{CC} = 5.5 V		4	10	4	11	mA		

† All typical values are at V_{CC} = 5 V, T_A = 25°C.

‡ For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

§ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.


NOTE 1: I_{CCH} and I_{CCL} are measured in the A to B mode.

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = MIN to MAX†				UNIT
			'BCT640			SN54BCT640		SN74BCT640		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	A or B	B or A	0.5	3.6	5.6	0.5	7	0.5	6.5	ns
t _{PHL}			0.5	1.9	3.4	0.5	3.8	0.5	3.7	
t _{PZH}	G	A or B	2.6	6.4	8.9	2.6	10.5	2.6	10.2	ns
t _{PZL}			3.5	6.9	9.5	3.5	12.3	3.5	10.7	
t _{PHZ}	G	A or B	1.4	5	7.9	1.4	12.2	1.4	10.2	ns
t _{PLZ}			1.5	4.3	6.8	1.5	8.3	1.5	7.8	


† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

PARAMETER MEASUREMENT INFORMATION




SWITCH POSITION TABLE

TEST	S1
t _{PLH}	Open
t _{PHL}	Open
t _{PZH}	Open
t _{PZL}	Closed
t _{PHZ}	Open
t _{PLZ}	Closed



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS

NOTES: A. C_L includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

C. All input pulses are supplied by the generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_r ≤ 2.5 ns, t_f ≤ 2.5 ns.

D. The outputs are measured one at a time with one transition per measurement.

FIGURE 1. SWITCHING CHARACTERISTICS

SN54BCT652, SN74BCT652 OCTAL BUS TRANSCEIVERS AND REGISTERS

AUGUST 1989

- State of the Art BiCMOS Design Significantly Reduces ICCZ
- Dependable Texas Instruments Quality and Reliability
- Bus Transceivers/Registers
- Independent Registers and Enables for A and B Buses
- Multiplexed Real-Time and Stored Data
- Package Options Include Plastic "Small Outline" Packages, Both Plastic and Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs


description

These devices consist of bus transceivers circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers. Enable GAB and $\bar{G}BA$ are provided to control the transceiver functions. SAB and SBA control pins are provided to select whether real-time or stored data is transferred. The circuitry used for select control will eliminate the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. A low input level selects real-time data, and a high selects stored data. The following examples demonstrate the four fundamental bus-management functions that can be performed with the octal bus transceivers and registers.


Data on the A or B data bus, or both, can be stored in the internal D flip-flops by low-to-high transitions at the appropriate clock pins (CAB or CBA) regardless of the select or enable control pins. When SAB and SBA are in the real-time transfer mode, it is also possible to store data without using the internal D-type flip-flops by simultaneously enabling GAB and $\bar{G}BA$. In this configuration each output reinforces its input. Thus, when all other data sources to the two sets of bus lines are at high impedance, each set of bus lines will remain at its last state.

The SN54BCT652 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74BCT652 is characterized for operation from 0°C to 70°C .

SN54BCT652 ... JT PACKAGE
SN74BCT652 ... DW OR NT PACKAGE
(TOP VIEW)



SN54BCT652 ... FK PACKAGE
(TOP VIEW)



SN54BCT652, SN74BCT652 OCTAL BUS TRANSCEIVERS AND REGISTERS

FUNCTION TABLE

INPUTS						DATA I/O		OPERATION OR FUNCTION
GAB	$\bar{G}BA$	CAB	CBA	SAB	SBA	A1 THRU A8	B1 THRU B8	
L	H	H or L	H or L	X	X	Input	Input	Isolation
X	H	↑	↑	X	X	Input	Unspecified†	Store A and B Data
H	H	↑	H or L	X	X	Input	Output	Store A, Hold B
L	X	H or L	↑	X/	X	Unspecified‡	Input	Store A in both registers
L	L	↑	↑	X	X	Output	Input	Hold A, Store B
L	L	X	↑	X	X/	Output	Input	Store B in both registers
L	L	X	↑	X	L	Output	Output	Real-Time B Data to A Bus
H	H	X	H or L	X	H	Input	Output	Stored B Data to A Bus
H	H	H or L	X	H	X	Output	Output	Real-Time A Data to B Bus
H	L	H or L	H or L	H	H	Output	Output	Stored A Data to B Bus
								Stored A Data to B Bus and Stored B Data to A Bus


† The data output functions may be enabled or disabled by various signals at the GAB or $\bar{G}BA$ inputs. Data input function are always enabled, i.e., data at the bus pins will be stored on every low-to-high transition on the clock i.

‡ Select control = L: clocks can occur simultaneously.


§ Select control = H: clocks must be staggered in order to load both registers.

2

logic diagram (positive logic)



logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for JT, DW, or NT packages.

BICMOS Circuits

SN54BCT652, SN74BCT652
OCTAL BUS TRANSCEIVERS AND REGISTERS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V_{CC}	-0.5 V to 7 V
Input voltage (I/O ports)	-0.5 V to 5.5 V
Input voltage (Excluding I/O ports)	-0.5 V to 7 V
Voltage applied to any output in the disabled or power-off state	-0.5 V to 5.5 V
Voltage applied to any output in the high state	-0.5 V to V_{CC}
Current into any output in the low state: SN54BCT652	96 mA
SN74BCT652	128 mA
Operating free-air temperature range: SN54BCT652	-55°C to 125°C
SN74BCT652	0°C to 70°C
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

	SN54BCT652			SN74BCT652			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC} Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH} High-level input voltage	2			2			V
V_{IL} Low-level input voltage			0.8			0.8	V
I_{IK} Input clamp current			-18			-18	mA
I_{OH} High-level output current			-12			-15	mA
I_{OL} Low-level output current			48			64	mA
T_A Operating free-air temperature	-55		125	0		70	°C

SN54BCT652, SN74BCT652
OCTAL BUS TRANSCEIVERS AND REGISTERS

electrical characteristics over recommended operating free-air temperature range
(unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54BCT652			SN74BCT652			UNIT
		MIN	TYP†	MAX	MIN	TYP†	MAX	
V_{IK}	$V_{CC} = 4.5\text{ V}, I_I = -18\text{ mA}$	-1.2			-1.2			V
V_{OH}	$V_{CC} = 4.5\text{ V}$	$I_{OH} = -3\text{ mA}$	2.4	3.3	2.4	3.3	V	
		$I_{OH} = -12\text{ mA}$	2	3.2				
		$I_{OH} = -15\text{ mA}$			2	3.1		
V_{OL}	$V_{CC} = 4.5\text{ V}$	$I_{OL} = 48\text{ mA}$	0.38		0.55		V	
		$I_{OL} = 64\text{ mA}$			0.42	0.55		
I_I	Control Inputs	$V_{CC} = 5.5\text{ V}, V_I = 5.5\text{ V}$			1			mA
	A or B	$V_{CC} = 5.5\text{ V}, V_I = 5.5\text{ V}$			1			
I_{IH}^\ddagger	Control Inputs	$V_{CC} = 5.5\text{ V}, V_I = 2.7\text{ V}$			20			μA
	A or B	$V_{CC} = 5.5\text{ V}, V_I = 2.7\text{ V}$			70			
I_{IL}^\ddagger	Control Inputs	$V_{CC} = 5.5\text{ V}, V_I = 0.5\text{ V}$			-1			mA
	A or B	$V_{CC} = 5.5\text{ V}, V_I = 0.5\text{ V}$			-1			
I_{OS}^\S	$V_{CC} = 5.5\text{ V}, V_O = 0\text{ V}$	-100		-225	-100	-225	mA	
I_{CCL}	$V_{CC} = 5.5\text{ V}, V_I = \text{GND}$		43	69	43	69	mA	
I_{CCH}	$V_{CC} = 5.5\text{ V}, V_I = 4.5\text{ V}$		6	10	6	10	mA	
I_{CCZ}	$V_{CC} = 5.5\text{ V}, V_I = \text{GND}$		10	17	10	17	mA	
C_I	$V_{CC} = 5\text{ V}, V_I = 2.5\text{ V or }0.5\text{ V}$		6		6		pF	
C_{Io}	$V_{CC} = 5\text{ V}, V_I = 2.5\text{ V or }0.5\text{ V}$		14		14		pF	

† All typical values are at $V_{CC} = 5\text{ V}, T_A = 25^\circ\text{C}$.

‡ For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

§ Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.

timing requirements

		$V_{CC} = 5\text{ V}, T_A = 25^\circ\text{C}$		$V_{CC} = 4.5\text{ V to }5.5\text{ V}, T_A = \text{MIN to MAX}^\ddagger$				UNIT
		'BCT652		SN54BCT652		SN74BCT652		
		MIN	MAX	MIN	MAX	MIN	MAX	
f_{clock}	Clock frequency	0	77	0	77	0	77	MHz
t_w	Pulse duration	CBA or CAB high		6.5		6.5		ns
		CBA or CAB low		6.5		6.5		
t_{su}	Setup time, before CAB \uparrow or CBA \uparrow	A or B		5		5		ns
t_h	Hold time, after CAB \uparrow or CBA \uparrow	A or B		1		1		ns

† For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operation Conditions.

2

BICMOS Circuits

SN54BCT652, SN74BCT652
OCTAL BUS TRANSCEIVERS AND REGISTERS

switching characteristics (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	VCC = 5 V, CL = 50 pF, R1 = 500 Ω, R2 = 500 Ω, TA = 25°C			VCC = 4.5 V to 5.5 V, CL = 50 pF, R1 = 500 Ω, R2 = 500 Ω, TA = MIN to MAX†				UNIT
			'BCT652			SN54BCT652		SN74BCT652		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
fmax			77			77			77	MHz
tPLH	CBA	A	2.6	6.9	8.9	2.6	11.6	2.6	10.5	ns
tPHL			2.8	6.8	8.8	2.8	10.7	2.8	9.9	
tPLH	CAB	B	2.6	6.9	8.9	2.6	11.6	2.6	10.5	ns
tPHL			2.8	6.8	8.8	2.8	10.7	2.8	9.9	
tPLH	A	B	1.7	5.8	7.5	1.7	10.3	1.7	8.9	ns
tPHL			2.4	6.5	8.2	2.4	10	2.4	9.8	
tPLH	B	A	1.7	5.8	7.5	1.7	10.3	1.7	8.9	ns
tPHL			2.4	6.5	8.2	2.4	10	2.4	9.8	
tPLH	SBA‡ (with B high)	A	3.5	8.8	10.8	3.5	14.2	3.5	13.1	ns
tPHL			2.4	5.9	7.7	2.4	9.1	2.4	8.5	
tPLH	SBA‡ (with B low)	A	3	7.6	9.7	3	12.4	3	11.3	ns
tPHL			3.8	8.3	10.4	3.8	12.9	3.8	12.5	
tPLH	SAB‡ (with A high)	B	3.5	8.8	10.8	3.5	14.2	3.5	13.1	ns
tPHL			2.4	5.9	7.7	2.4	9.1	2.4	8.5	
tPLH	SAB‡ (with A low)	B	3	7.6	9.7	3	12.4	3	11.3	ns
tPHL			3.8	8.3	10.4	3.8	12.9	3.8	12.5	
tPZH	G̅BA	A	2.5	7.2	8.9	2.5	11.2	2.5	10.6	ns
tPZL			3.2	8.1	10.1	3.2	12.6	3.2	12	
tPHZ	G̅BA	A	2.8	6.7	8.8	2.8	10.9	2.8	10	ns
tPLZ			2.4	6.3	8.4	2.4	10.5	2.4	9.5	
tPZH	GAB	B	1.5	5.4	7.1	1.5	8.7	1.5	8.1	ns
tPZL			2.3	6.2	8.1	2.3	9.9	2.3	9.3	
tPHZ	GAB	B	3.5	8.2	10	3.5	12.2	3.5	11.6	ns
tPLZ			2.8	7.2	9.5	2.8	12	2.8	11.3	

† For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

‡ These parameters are measured with the internal output state of the storage register opposite to that of the bus input.

**SN54BCT652, SN74BCT652
OCTAL BUS TRANSCEIVERS AND REGISTERS**


PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT

SWITCH POSITION TABLE


TEST	S1
t_{PLH}	Open
t_{PHL}	Open
t_{PZH}	Open
t_{PZL}	Closed
t_{PHZ}	Open
t_{PLZ}	Closed



**VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES**



**VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS**

- NOTES: A. C_L includes probe and jig capacitance.
 B. Input pulses are supplied by generators having the following characteristics: $PRR \leq 10$ MHz, $Z_0 = 50 \Omega$, $t_r = 2.5$ ns, $t_f = 2.5$ ns.
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
 Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 D. The outputs are measured one at a time with one input transition per measurement.

FIGURE 1. SWITCHING CHARACTERISTICS

SN54BCT760, SN74BCT760 OCTAL BUFFERS AND LINE DRIVERS WITH OPEN-COLLECTOR OUTPUTS

D3301, JULY 1989


- Open-Collector Version of 'BCT244
- Open-Collector Outputs Drive Bus Lines or Buffer Memory Address Registers
- ESD Protection Exceeds 2000 V per MIL-STD-883C Method 3015
- Package Options Include "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

description

These octal buffers and line drivers are designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. Taken together with the 'BCT756 and 'BCT757, these devices provide the choice of selected combinations of inverting outputs, symmetrical \bar{G} (active-low output control) inputs, and complementary G and \bar{G} inputs.


The SN54BCT760 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74BCT760 is characterized for operation from 0°C to 70°C .

logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SN54BCT760 ... J PACKAGE
SN74BCT760 ... DW OR N PACKAGE



SN54BCT760 ... JK PACKAGE




FUNCTION TABLE

OUTPUT CONTROL \bar{G}	DATA INPUT A	OUTPUT Y
H	X	Z
L	L	L
L	H	H

SN54BCT760, SN74BCT760
OCTAL BUFFERS AND LINE DRIVERS
WITH OPEN-COLLECTOR OUTPUTS

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V_{CC}	-0.5 V to 7 V
Input voltage, V_I (see Note 1)	-0.5 V to 7 V
Input current, I_I	-30 mA to 5 mA
Voltage applied to any output in the disabled or power-off state	-0.5 V to 5.5 V
Voltage applied to any output in the high state	-0.5 V to V_{CC}
Current into any output in the low state: SN54BCT760	96 mA
SN74BCT760	128 mA
Operating free-air temperature range: SN54BCT760	-55°C to 125°C
SN74BCT760	0°C to 70°C
Storage temperature range	-65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The negative input voltage rating may be exceeded if the input clamp current rating is observed.

SN54BCT760, SN74BCT760
OCTAL BUFFERS AND LINE DRIVERS
WITH OPEN-COLLECTOR OUTPUTS

recommended operating conditions

		SN54BCT760			SN74BCT760			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V _{IH}	High-level input voltage	2			2			V
V _{IL}	Low-level input voltage			0.8			0.8	V
I _{IK}	Input clamp current			-18			-18	mA
V _{OH}	High-level output voltage			5.5			5.5	V
I _{OL}	Low-level output current			48			64	mA
T _A	Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54BCT760			SN74BCT760			UNIT	
		MIN	TYP†	MAX	MIN	TYP†	MAX		
V _{IK}	V _{CC} = 4.5 V, I _I = -18 mA			-1.2			-1.2	V	
I _{OH}	V _{CC} = 4.5 V, V _{OH} = 5.5 V			0.1			0.1	mA	
V _{OL}	V _{CC} = 4.5 V, I _{OL} = 48 mA		0.38	0.55				V	
	V _{CC} = 4.5 V, I _{OL} = 64 mA				0.42	0.55			
I _I	V _{CC} = 5.5 V, V _I = 5.5 V			0.1			0.1	mA	
I _{IH}	V _{CC} = 5.5 V, V _I = 2.7 V			20			20	μA	
I _{IL}	V _{CC} = 5.5 V, V _I = 0.5 V			-1			-1	mA	
I _{CC}	V _{CC} = 5.5 V, Outputs open	Outputs high		21	33		21	33	μA
		Outputs low		48	76		48	76	
C _i	V _{CC} = 5 V, V _I = 2.5 V or 0.5 V			6			6	pF	
C _o	V _{CC} = 5 V, V _I = 2.5 V or 0.5 V			10			10	pF	

† All typical values are at V_{CC} = 5 V, T_A = 25°C.


'BCT760 switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R _L = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R _L = 500 Ω, T _A = MIN to MAX‡				UNIT
			'BCT760			SN54BCT760		SN74BCT760		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	Any A	Y	6.3	8	9.5	6.3	11.1	6.3	10	ns
t _{PHL}			2.1	4.3	6.5	2.1	7.7	2.1	7.2	
t _{PLH}	Any \bar{G}	Y	8.6	13	15.2	8.6	18.7	8.6	17.5	ns
t _{PHL}			3.2	6.2	8.9	3.2	10.4	3.2	9.9	


‡ For conditions shown as MIN or MAX, use the appropriate values specified under recommended operating conditions.

SN54BCT760, SN74BCT760
OCTAL BUFFERS AND LINE DRIVERS
WITH OPEN-COLLECTOR OUTPUTS

PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES

- NOTES: A. C_L includes probe and jig capacitance.
 B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_o = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.
 C. The outputs are measured one at a time with one input transition per measurement.

FIGURE 1. SWITCHING CHARACTERISTICS

SN54BCT2240, SN74BCT2240 OCTAL BUFFERS AND LINE DRIVERS/MOS DRIVERS WITH 3-STATE OUTPUTS

D3057, SEPTEMBER 1988—REVISED JULY 1989


- BiCMOS Design Substantially Reduces Standby Current
- Output Ports have Equivalent 33-Ω Series Resistors so No External Resistors are Required
- ESD Protection Exceeds 2000 V, MIL-STD-883C, Method 3015
- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

description


These octal buffers and line drivers are designed specifically to improve both the performance and density of three-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. Taken together with the 'BCT2241 and 'BCT2244, these devices provide the choice of selected combinations of inverting and noninverting outputs, symmetrical \bar{G} (active-low output control) inputs, and complementary G and \bar{G} inputs. These devices feature high fan-out and improved fan-in.

The SN54BCT2240 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74BCT2240 is characterized for operation from 0°C to 70°C .


SN54BCT2240 ... J PACKAGE
SN74BCT2240 ... DW OR N PACKAGE
(TOP VIEW)



SN54BCT2240 ... FK PACKAGE
(TOP VIEW)




logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SN54BCT2240, SN74BCT2240
OCTAL BUFFERS AND LINE DRIVERS/MOS DRIVERS
WITH 3-STATE OUTPUTS

logic diagram (positive logic)



schematic of each output



2

BICMOS Circuits

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V_{CC}	-0.5 V to 7 V
Input voltage (see Note 1)	-0.5 V to 7 V
Voltage applied to any output in the disabled or power-off state	-0.5 V to 5.5 V
Voltage applied to any output in the high state	-0.5 V to V_{CC}
Input clamp current	-30 mA
Current into any output in the low state: SN54BCT2240	96 mA
SN74BCT2240	128 mA
Operating free-air temperature range: SN54BCT2240	-55°C to 125°C
SN74BCT2240	0°C to 70°C
Storage temperature range	-65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input negative-voltage rating may be exceeded if the input clamp current rating is observed.

recommended operating conditions

	SN54BCT2240			SN74BCT2240			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC} Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH} High-level input voltage	2			2			V
V_{IL} Low-level input voltage			0.8			0.8	V
I_{IK} Input clamp current			-18			-18	mA
I_{OH} High-level output current			-12			-12	mA
I_{OL} Low-level output current			12			12	mA
T_A Operating free-air temperature	-55		125	0		70	°C

SN54BCT2240, SN74BCT2240 OCTAL BUFFERS AND LINE DRIVERS/MOS DRIVERS WITH 3-STATE OUTPUTS

electrical characteristics over recommended operating free-air temperature range
(unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54BCT2240			SN74BCT2240			UNIT
		MIN	TYP†	MAX	MIN	TYP†	MAX	
V _{IK}	V _{CC} = 4.5 V, I _{OH} = -18 mA			-1.2			-1.2	V
V _{OH}	V _{CC} = 4.5 V, I _{OH} = -1 mA		2.4	3.3		2.4	3.3	V
			2	3.2		2	3.2	
V _{OL}	V _{CC} = 4.5 V, I _{OL} = 1 mA			0.15		0.15	0.5	V
				0.35		0.35	0.8	
I _I	V _{CC} = 5.5 V, V _I = 5.5 V			0.1			0.1	mA
I _{IH}	V _{CC} = 5.5 V, V _I = 2.7 V			20			20	μA
I _{IL}	V _{CC} = 5.5 V, V _I = 0.5 V			-1			-1	mA
I _{OZH}	V _{CC} = 5.5 V, V _O = 2.7 V			50			50	μA
I _{OZL}	V _{CC} = 5.5 V, V _O = 0.5 V			-50			-50	μA
I _{OS} ‡	V _{CC} = 5.5 V, V _O = 0		-100	-225		-100	-225	mA
I _{CCH}	V _{CC} = 5.5 V, Outputs open			19		19	32	mA
I _{CCL}				46		46	76	
I _{CCZ}				6		6	8	

† All typical values are at V_{CC} = 5 V, T_A = 25°C.

‡ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

switching characteristics (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = MIN to MAX				UNIT
			'BCT2240			SN54BCT2240		SN74BCT2240		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	A	Y	0.5	3.4	4.8	0.5	6.3	0.5	5.7	ns
t _{PHL}			0.5	2.8	4	0.5	4.6	0.5	4.4	
t _{PZH}	\bar{G}	Y	2.6	6.2	8.2	2.6	10.1	2.6	9.3	ns
t _{PZL}			4.3	8.8	10.9	4.3	12.9	4.3	12.4	
t _{PHZ}	\bar{G}	Y	2	5.3	7.1	2	9.2	2	8.7	ns
t _{PLZ}			2.2	6.7	8.5	2.2	12.2	2.2	10.6	

2

BICMOS Circuits

SN54BCT2240, SN74BCT2240
OCTAL BUFFERS AND LINE DRIVERS/MOS DRIVERS
WITH 3-STATE OUTPUTS



PARAMETER MEASUREMENT INFORMATION



SWITCH POSITION TABLE

TEST	S1
t_{PLH}	Open
t_{PHL}	Open
t_{PZH}	Open
t_{PZL}	Closed
t_{PHZ}	Open
t_{PLZ}	Closed

LOAD CIRCUIT



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS

NOTES: A. C_L includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

C. All input pulses are supplied by the generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.

D. The outputs are measured one at a time with one transition per measurement.

FIGURE 1. SWITCHING CHARACTERISTICS

SN54BCT2241, SN74BCT2241 OCTAL BUFFERS AND LINE DRIVERS/MOS DRIVERS WITH 3-STATE OUTPUTS

D3057, SEPTEMBER 1988—REVISED MAY 1989


- BiCMOS Design Substantially Reduces Standby Current
- Output Ports have Equivalent 33-Ω Series Resistors so No External Resistors are Required
- ESD Protection Exceeds 2000 V
- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

description


These octal buffers and line drivers are designed specifically to improve both the performance and density of three-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. Taken together with the 'BCT2240 and 'BCT2244, these devices provide the choice of selected combinations of inverting and noninverting outputs, symmetrical \overline{G} (active-low output control) inputs, and complementary G and \overline{G} inputs. These devices feature high fan-out and improved fan-in.

The SN54BCT2241 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74BCT2241 is characterized for operation from 0°C to 70°C.


SN54BCT2241 ... J PACKAGE
SN74BCT2241 ... DW OR N PACKAGE



SN54BCT2241 ... FK PACKAGE




logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SN54BCT2241, SN74BCT2241 OCTAL BUFFERS AND LINE DRIVERS/MOS DRIVERS WITH 3-STATE OUTPUTS

logic diagram (positive logic)



schematic of each output



2

BICMOS Circuits

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V_{CC}	-0.5 V to 7 V
Input voltage	-0.5 V to 7 V
Voltage applied to any output in the disabled or power-off state	-0.5 V to 5.5 V
Voltage applied to any output in the high state	-0.5 V to V_{CC}
Operating free-air temperature ranges: SN54BCT2241	-55°C to 125°C
SN74BCT2241	0°C to 70°C
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

	SN54BCT2241			SN74BCT2241			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC} Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH} High-level input voltage	2			2			V
V_{IL} Low-level input voltage			0.8			0.8	V
I_{IK} Input clamp current			-18			-18	mA
I_{OH} High-level output current			-12			-12	mA
I_{OL} Low-level output current			12			12	mA
T_A Operating free-air temperature	-55		125	0		70	°C



SN54BCT2241, SN74BCT2241 OCTAL BUFFERS AND LINE DRIVERS/MOS DRIVERS WITH 3-STATE OUTPUTS

electrical characteristics over recommended operating free-air temperature range
(unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54BCT2241		SN74BCT2241		UNIT	
			MIN	TYP†	MAX	MIN		TYP†
V _{IK}	V _{CC} = 4.5 V,	I _{OH} = -18 mA			-1.2			V
V _{OH}	V _{CC} = 4.5 V	I _{OH} = -1 mA	2.4	3.3	2.4	3.3		V
		I _{OH} = -12 mA	2	3.2				
V _{OL}	V _{CC} = 4.5 V	I _{OL} = -12 mA	0.38		0.55			V
		I _{OL} = 12 mA				0.42	0.55	
I _I	V _{CC} = 5.5 V,	V _I = 5.5 V			0.1			mA
I _{IH}	V _{CC} = 5.5 V,	V _I = 2.7 V			20			μA
I _{IL}	V _{CC} = 5.5 V,	V _I = 0.5 V			-1			mA
I _{OZH}	V _{CC} = 5.5 V,	V _O = 2.7 V			50			μA
I _{OZL}	V _{CC} = 5.5 V,	V _O = 0.5 V			-50			μA
I _{OS} ‡	V _{CC} = 5.5 V,	V _O = 0	-100		-225	-100	-225	mA
I _{CCH}	V _{CC} = 5.5 V, Outputs open				23	37	37	mA
I _{CCL}					37	76	37	76
I _{CCZ}					6	9	6	9

† All typical values are at V_{CC} = 5 V, T_A = 25°C.

‡ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

switching characteristics (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = MIN to MAX				UNIT
			'BCT2241			SN54BCT2241		SN74BCT2241		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	A	Y	1.1	3	4.4	1.1	5.1	1.1	4.9	ns
t _{PHL}			2.9	4.9	6.6	2.9	7.2	2.9	6.9	
t _{PZH}	G or \bar{G}	Y	2.7	6	7.8	2.7	9.4	2.7	8.9	ns
t _{PZL}			4.1	7.7	9.4	4.1	10.9	4.1	10.3	
t _{PHZ}	G or \bar{G}	Y	2.5	5.2	7.2	2.5	9.7	2.5	8.7	ns
t _{PLZ}			3.2	7.1	9.5	3.2	12.9	3.2	11.3	

2

BICMOS Circuits

**SN54BCT2241, SN74BCT2241
OCTAL BUFFERS AND LINE DRIVERS/MOS DRIVERS
WITH 3-STATE OUTPUTS**



PARAMETER MEASUREMENT INFORMATION



SWITCH POSITION TABLE

TEST	S1
t_{PLH}	Open
t_{PHL}	Open
t_{PZH}	Open
t_{PZL}	Closed
t_{PHZ}	Open
t_{PLZ}	Closed

LOAD CIRCUIT



**VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS**

NOTES: A. C_L includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

C. All input pulses are supplied by the generators having the following characteristics: $PRR \leq 10$ MHz, $Z_0 = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.

D. The outputs are measured one at a time with one input transition per measurement.

FIGURE 1. SWITCHING CHARACTERISTICS

SN54BCT2244, SN74BCT2244 OCTAL BUFFERS AND LINE DRIVERS/MOS DRIVERS WITH 3-STATE OUTPUTS

D3057, SEPTEMBER 1988—REVISED AUGUST 1989

- **BiCMOS Design Substantially Reduces Standby Current**
- **Output Ports have Equivalent 33-Ω Series Resistors so No External Resistors are Required**
- **ESD Protection Exceeds 2000 V, MIL-STD-883C, Method 3015**
- **3-State Outputs Drive Bus Lines or Buffer Memory Address Registers**
- **Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs**
- **Dependable Texas Instruments Quality and Reliability**

description


These octal buffers and line drivers are designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. Taken together with the 'BCT2240 and 'BCT2241, these devices provide the choice of selected combinations of inverting outputs, symmetrical \bar{G} (active-low input control) inputs, and complementary \bar{G} and G inputs. These devices feature high fan-out and improved fan-in.

The SN54BCT2244 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74BCT2244 is characterized for operation from 0°C to 70°C .


FUNCTION TABLE
(each buffer)

INPUTS		OUTPUT
\bar{G}	A	Y
H	X	Z
L	L	L
L	H	H


SN54BCT2244 ... J PACKAGE
SN74BCT2244 ... DW OR N PACKAGE



SN54BCT2244 ... FK PACKAGE




logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SN54BCT2244, SN74BCT2244
OCTAL BUFFERS AND LINE DRIVERS/MOS DRIVERS
WITH 3-STATE OUTPUTS

logic diagram (positive logic)



schematic of each output



2

BICMOS Circuits

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V_{CC}	-0.5 V to 7 V
Input voltage (see Note 1)	-0.5 V to 7 V
Voltage applied to any output in the disabled or power-off state	-0.5 V to 5.5 V
Voltage applied to any output in the high state	-0.5 V to V_{CC}
Input clamp current	-30 mA
Current into any output in the low state: SN54BCT2244	96 mA
SN74BCT2244	128 mA
Operating free-air temperature range: SN54BCT2244	-55°C to 125°C
SN74BCT2244	0°C to 70°C
Storage temperature range	-65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input negative-voltage rating may be exceeded if the input clamp current rating is observed.

SN54BCT2244, SN74BCT2244 OCTAL BUFFERS AND LINE DRIVERS/MOS DRIVERS WITH 3-STATE OUTPUTS

recommended operating conditions

		SN54BCT2244			SN74BCT2244			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V _{IH}	High-level input voltage	2			2			V
V _{IL}	Low-level input voltage			0.8			0.8	V
I _{IK}	Input clamp current			-18			-18	mA
I _{OH}	High-level output current			-12			-12	mA
I _{OL}	Low-level output current			12			12	mA
T _A	Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54BCT2244			SN74BCT2244			UNIT
			MIN	TYP†	MAX	MIN	TYP†	MAX	
V _{IK}	V _{CC} = 4.5 V,	I _I = -18 mA			-1.2			-1.2	V
V _{OH}	V _{CC} = 4.5 V	I _{OH} = -1 mA I _{OH} = -12 mA	2.4			2.4			V
V _{OL}	V _{CC} = 4.5 V	I _{OL} = 1 mA I _{OL} = 12 mA		0.15 0.35	0.5 0.8		0.15 0.35	0.5 0.8	V
I _I	V _{CC} = 5.5 V,	V _I = 5.5 V			0.1			0.1	mA
I _{IH}	V _{CC} = 5.5 V,	V _I = 2.7 V			20			20	μA
I _{IL}	V _{CC} = 5.5 V,	V _I = 0.5 V			-1			-1	mA
I _{OZH}	V _{CC} = 5.5 V,	V _O = 2.7 V			50			50	μA
I _{OZL}	V _{CC} = 5.5 V,	V _O = 0.5 V			-50			-50	μA
I _{OS} ‡	V _{CC} = 5.5 V,	V _O = 0	-100		-225	-100		-225	mA
I _{CCH}	V _{CC} = 5.5 V, Outputs open			23	37		23	37	mA
I _{CCL}				53	77		53	77	
I _{CCZ}				6.5	10		6.5	10	
C _i		V _{CC} = 5 V,	V _I = 2.5 V or 0.5 V		6			6	
C _o	V _{CC} = 5 V,	V _O = 2.5V or 0.5 V		11			11		

† All typical values are at V_{CC} = 5 V, T_A = 25°C.


‡ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = MIN to MAX				UNIT
			'BCT2244			SN54BCT2244		SN74BCT2244		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	A	Y	0.5	3	4.4	0.5	5.2	0.5	4.9	ns
t _{PHL}			1.6	4.6	6.3	1.6	7.1	1.6	6.7	
t _{PZH}	G	Y	2.4	6.1	7.7	2.4	9.1	2.4	8.7	ns
t _{PZL}			3.9	7.6	9.4	3.9	10.8	3.9	10.4	
t _{PHZ}	G	Y	1.7	5.2	6.9	1.7	8.1	1.7	7.8	ns
t _{PLZ}			2.8	6.5	8.3	2.8	10.9	2.8	9.8	

SN54BCT2244, SN74BCT2244
OCTAL BUFFERS AND LINE DRIVERS/MOS DRIVERS
WITH 3-STATE OUTPUTS

PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT

SWITCH POSITION TABLE


TEST	S1
t _{PLH}	Open
t _{PHL}	Open
t _{PZH}	Open
t _{PZL}	Closed
t _{PHZ}	Open
t _{PLZ}	Closed

2

BICMOS Circuits



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS

NOTES: A. C_L includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

C. All input pulses are supplied by the generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_r ≤ 2.5 ns, t_f ≤ 2.5 ns.

D. The outputs are measured one at a time with one input transition per measurement.

FIGURE 1. SWITCHING CHARACTERISTICS




SN74BCT2827A, SN74BCT2828A 10-BIT BUS/MOS MEMORY DRIVERS WITH 3-STATE OUTPUTS

D2977, APRIL 1987—REVISED AUGUST 1989

- **BICMOS Design Substantially Reduces Standby Current**
- **25-Ω Series Resistors at Outputs Significantly Reduce Overshoot and Undershoot**
- **Specifically Designed to Drive MOS DRAMs**
- **3-State Outputs**
- **Data Flow-Thru Pinout (All Inputs on Opposite Side from Outputs)**
- **Power-Up High-Impedance State**
- **Package Options Include Plastic "Small Outline" Packages and Standard Plastic DIPs**

**DW OR NT PACKAGE
(TOP VIEW)**



description

These 10-bit buffers and bus drivers are specifically designed to drive the capacitive input characteristics of MOS DRAMs. They provide high-performance bus interface for wide data paths or buses carrying parity.

The three-state control gate is a 2-input positive NOR gate so if either $\overline{G1}$ or $\overline{G2}$ is high, all 10 outputs are in the high-impedance state. The outputs are also in the high-impedance state during power-up and power-down conditions. The outputs remain in the high-impedance state while the device is powered-down.

The SN74BCT2827A provides true data and the SN74BCT2828A provides inverted data at the outputs.

These devices are characterized for operation from 0°C to 70°C.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1989, Texas Instruments Incorporated



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265



SN74BCT2827A, SN74BCT2828A
10-BIT BUS/MOS MEMORY DRIVERS WITH 3-STATE OUTPUTS

logic symbols†



†These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagrams (positive logic)



SN74BCT2827A

10-BIT BUS/MOS MEMORY DRIVERS WITH 3-STATE OUTPUTS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	7 V
Input voltage	5.5 V
Voltage applied to a disabled 3-state output	5.5 V
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

recommended operating conditions

	MIN	NOM	MAX	UNIT
V_{CC} Supply voltage	4.5	5	5.5	V
V_{IH} High-level input voltage	2			V
V_{IL} Low-level input voltage			0.8	V
I_{OH} High-level output current			-1	mA
I_{OL} Low-level output current			12	mA
T_A Operating free-air temperature	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		MIN	TYP†	MAX	UNIT
V_{IL}	$V_{CC} = 4.5 V$,	$I_I = -18 mA$			-1.2	V
V_{OH}	$V_{CC} = 4.5 V$ to $5.5 V$,	$I_{OH} = -1 mA$	$V_{CC} - 2$			V
V_{OL}	$V_{CC} = 4.5 V$,	$I_{OL} = 1 mA$		0.15	0.5	V
	$V_{CC} = 4.5 V$,	$I_{OL} = 12 mA$		0.35	0.8	V
I_{OZH}	$V_{CC} = 5.5 V$,	$V_O = 2.7 V$			20	μA
I_{OZL}	$V_{CC} = 5.5 V$,	$V_O = 0.4 V$			-20	μA
I_{OL}	$V_{CC} = 4.5 V$,	$V_O = 2 V$	50			mA
I_{OH}	$V_{CC} = 4.5 V$,	$V_O = 2 V$	-35			mA
I_I	$V_{CC} = 5.5 V$,	$V_I = 7 V$			0.1	mA
I_{IH}	$V_{CC} = 5.5 V$,	$V_I = 2.7 V$			20	μA
I_{IL}	$V_{CC} = 5.5 V$,	$V_I = 0.4 V$			-0.2	mA
I_{OZ}^{\ddagger}	$V_{CC} = 5.5 V$,	$V_O = 2.25 V$	-30		-112	mA
I_{CCL}	$V_{CC} = 5.5 V$,	Outputs open		28	40	mA
I_{CCZ}	$V_{CC} = 5.5 V$,	Outputs open		4.5	8	mA

† All typical values are at $V_{CC} = 5 V$, $T_A = 25^\circ C$.

‡ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I_{OS} .

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5 V$, $C_L = 50 pF$, $R_1 = 500 \Omega$, $R_2 = 500 \Omega$, $T_A = 25^\circ C$			$V_{CC} = 4.5 V$ to $5.5 V$, $C_L = 50 pF$, $R_1 = 500 \Omega$, $R_2 = 500 \Omega$, $T_A = \text{MIN to MAX}$		UNIT
			MIN	TYP	MAX	MIN	MAX	
t_{PLH}	A	Y		4	6	2	7	ns
t_{PHL}				6	8	2	9	
t_{PZH}	\bar{G}	Y		8	10	4	13	ns
t_{PZL}				11	14	6	17	
t_{PHZ}	\bar{G}	Y		8	12	4	15	ns
t_{PLZ}				7	11	3	13	

2

BICMOS Circuits

SN74BCT2828A

10-BIT BUS/MOS MEMORY DRIVERS WITH 3-STATE OUTPUTS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	7 V
Input voltage	5.5 V
Voltage applied to a disabled 3-state output	5.5 V
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

recommended operating conditions

	MIN	NOM	MAX	UNIT
V_{CC} Supply voltage	4.5	5	5.5	V
V_{IH} High-level input voltage	2			V
V_{IL} Low-level input voltage			0.8	V
I_{OH} High-level output current			-1	mA
I_{OL} Low-level output current			12	mA
T_A Operating free-air temperature	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
V_{IK}	$V_{CC} = 4.5$ V, $I_I = -18$ mA			-1.2	V
V_{OH}	$V_{CC} = 4.5$ V to 5.5 V, $I_{OH} = -1$ mA	$V_{CC} - 2$			V
V_{OL}	$V_{CC} = 4.5$ V, $I_{OL} = 1$ mA		0.15	0.5	V
	$V_{CC} = 4.5$ V, $I_{OL} = 12$ mA		0.35	0.8	
I_{OZH}	$V_{CC} = 5.5$ V, $V_O = 2.7$ V			20	μA
I_{OZL}	$V_{CC} = 5.5$ V, $V_O = 0.4$ V			-20	μA
I_{OL}	$V_{CC} = 4.5$ V, $V_O = 2$ V	50			mA
I_{OH}	$V_{CC} = 4.5$ V, $V_O = 2$ V	-35			mA
I_I	$V_{CC} = 5.5$ V, $V_I = 7$ V			0.1	mA
I_{IH}	$V_{CC} = 5.5$ V, $V_I = 2.7$ V			20	μA
I_{IL}	$V_{CC} = 5.5$ V, $V_I = 0.4$ V			-0.2	mA
I_{O}^{\ddagger}	$V_{CC} = 5.5$ V, $V_O = 2.25$ V	-30		-112	mA
I_{CCL}	$V_{CC} = 5.5$ V, Outputs open		28	40	mA
I_{CCZ}	$V_{CC} = 5.5$ V, Outputs open		3.5	6	

† All typical values are at $V_{CC} = 5$ V, $T_A = 25^\circ\text{C}$.

‡ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I_{OS} .

switching characteristics (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5$ V, $C_L = 50$ pF, $R_1 = 500$ Ω, $R_2 = 500$ Ω, $T_A = 25^\circ\text{C}$			$V_{CC} = 4.5$ V to 5.5 V, $C_L = 50$ pF, $R_1 = 500$ Ω, $R_2 = 500$ Ω, $T_A = \text{MIN to MAX}$		UNIT
			MIN	TYP	MAX	MIN	MAX	
t_{PLH}	A	Y	5	7		2	8	ns
t_{PHL}			5	7		2	8	
t_{PZH}	\bar{G}	Y	8	11		4	12	ns
t_{PZL}			10	14		6	16	
t_{PHZ}	\bar{G}	Y	10	14		4	16	ns
t_{PLZ}			8	12		3	14	

2


BICMOS Circuits




PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT




VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES




VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES

SWITCH POSITION TABLE

TEST	S1
t _{PLH}	Open
t _{PHL}	Open
t _{PZH}	Open
t _{PZL}	Closed
t _{PHZ}	Open
t _{PLZ}	Closed



VOLTAGE WAVEFORMS
PULSE DURATIONS



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
 Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by the generators having the following characteristics: $PRR \leq 10$ MHz, $Z_0 = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.


FIGURE 1. SWITCHING CHARACTERISTICS

SN74BCT29827A, SN74BCT29828A 10-BIT BUFFERS AND BUS DRIVERS WITH 3-STATE OUTPUTS

D2977, APRIL 1987—REVISED JULY 1989

- BiCMOS Design Substantially Reduces Standby Current
- Functionally Equivalent to Am29827, Am29828, SN74ALS29827, and SN74ALS29828
- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- P-N-P Inputs Reduce DC Loading
- Data Flow-Thru Pinout (All Inputs on Opposite Side from Outputs)
- Power-Up High-Impedance State
- Package Options Include Plastic and Ceramic DIPs
- BiCMOS Process with TTL Inputs and Outputs
- Dependable Texas Instruments Quality and Reliability

DW OR NT PACKAGE
(TOP VIEW)



description

These 10-bit buffers and bus drivers provide high-performance bus interface for wide data paths or buses carrying parity.

The 3-state control gate is a 2-input positive NOR gate so if either $\bar{G}1$ or $\bar{G}2$ is high, all 10 outputs are in the high-impedance state. The outputs are also in the high-impedance state during power-up and power-down conditions. The outputs remain in the high-impedance state while the device is powered-down.

The SN74BCT29827A provides true data and the SN74BCT29828A provides inverted data at the outputs.

The SN74BCT29827A and SN74BCT29828A are characterized for operation from 0°C to 70°C.

2

BiCMOS Circuits

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1989, Texas Instruments Incorporated

TEXAS
INSTRUMENTS

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265



SN74BCT29827A, SN74BCT29828A 10-BIT BUFFERS AND BUS DRIVERS WITH 3-STATE OUTPUTS

logic symbols†



†These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagrams (positive logic)



SN74BCT29827A

10-BIT BUFFERS AND BUS DRIVERS WITH 3-STATE OUTPUTS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	7 V
Input voltage (all inputs and I/O ports)	5.5 V
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

recommended operating conditions

	MIN	NOM	MAX	UNIT
V_{CC} Supply voltage	4.5	5	5.5	V
V_{IH} High-level input voltage	2			V
V_{IL} Low-level input voltage			0.8	V
I_{OH} High-level output current			-24	mA
I_{OL} Low-level output current			48	mA
T_A Operating free-air temperature	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS [†]	MIN	TYP [‡]	MAX	UNIT
V_{IK}	$V_{CC} = \text{MIN}$, $I_I = -18 \text{ mA}$			-1.2	V
V_{OH}	$V_{CC} = \text{MIN}$	$I_{OH} = -15 \text{ mA}$	2.4		V
		$I_{OH} = -24 \text{ mA}$	2		
V_{OL}	$V_{CC} = \text{MIN}$, $I_{OL} = 48 \text{ mA}$		0.35	0.5	V
I_{OZH}	$V_{CC} = \text{MAX}$, $V_O = 2.7 \text{ V}$			20	μA
I_{OZL}	$V_{CC} = \text{MAX}$, $V_O = 0.4 \text{ V}$			-20	μA
I_I	$V_{CC} = \text{MAX}$, $V_I = 5.5 \text{ V}$			0.1	mA
I_{IH}	$V_{CC} = \text{MAX}$, $V_I = 2.7 \text{ V}$			20	μA
I_{IL}	$V_{CC} = \text{MAX}$, $V_I = 0.4 \text{ V}$			-0.2	mA
I_{OS}^{\S}	$V_{CC} = \text{MAX}$, $V_O = 0$	-75		-250	mA
I_{CCL}	$V_{CC} = \text{MAX}$, Outputs open		28	40	mA
I_{CCZ}	$V_{CC} = \text{MAX}$, Outputs open		3.5	6	mA

[†] For conditions shown as MIN or MAX, use appropriate value specified under recommended operating conditions.

[‡] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^\circ\text{C}$.

[§] Not more than one output should be shorted at a time and duration of the short circuit should not exceed 1 second.

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5 \text{ V}$, $C_L = 50 \text{ pF}$, $R_1 = 500 \Omega$, $R_2 = 500 \Omega$, $T_A = 25^\circ\text{C}$			$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$, $C_L = 50 \text{ pF}$, $R_1 = 500 \Omega$, $R_2 = 500 \Omega$, $T_A = \text{MIN to MAX}$		UNIT
			MIN	TYP	MAX	MIN	MAX	
t_{PLH}	A	Y	1	3.5	6	1	7	ns
			1	5	7	1	9	
t_{PZH}	\bar{G}	Y	2	7	10	2	12	ns
			2	10	13	2	15	
t_{PHZ}	\bar{G}	Y	2	7	10	2	12	ns
			2	7	10	2	12	

SN74BCT29828A
10-BIT BUFFERS AND BUS DRIVERS WITH 3-STATE OUTPUTS

2
BiCMOS Circuits

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	7 V
Input voltage (all inputs and I/O ports)	5.5 V
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

recommended operating conditions

	MIN	NOM	MAX	UNIT
V_{CC} Supply voltage	4.5	5	5.5	V
V_{IH} High-level input voltage	2			V
V_{IL} Low-level input voltage			0.8	V
I_{OH} High-level output current			-24	mA
I_{OL} Low-level output current			48	mA
T_A Operating free-air temperature	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	MIN	TYP‡	MAX	UNIT
V_{IK}	$V_{CC} = \text{MIN}$, $I_I = -18 \text{ mA}$			-1.2	V
V_{OH}	$V_{CC} = \text{MIN}$, $I_{OH} = -15 \text{ mA}$ $I_{OH} = -24 \text{ mA}$	2.4			V
		2			
V_{OL}	$V_{CC} = \text{MIN}$, $I_{OL} = 48 \text{ mA}$		0.35	0.5	V
I_{OZH}	$V_{CC} = \text{MAX}$, $V_O = 2.7 \text{ V}$			20	μA
I_{OZL}	$V_{CC} = \text{MAX}$, $V_O = 0.4 \text{ V}$			-20	μA
I_I	$V_{CC} = \text{MAX}$, $V_I = 5.5 \text{ V}$			0.1	mA
I_{IH}	$V_{CC} = \text{MAX}$, $V_I = 2.7 \text{ V}$			20	μA
I_{IL}	$V_{CC} = \text{MAX}$, $V_I = 0.4 \text{ V}$			-0.2	mA
I_{OS}^{\S}	$V_{CC} = \text{MAX}$, $V_O = 0$	-75		-250	mA
I_{CCL}	$V_{CC} = \text{MAX}$, Outputs open		28	40	mA
I_{CCZ}	$V_{CC} = \text{MAX}$, Outputs open		3.5	6.5	mA

† For conditions shown as MIN or MAX, use appropriate value specified under recommended operating conditions.

‡ All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^\circ\text{C}$.


§ Not more than one output should be shorted at a time and duration of the short circuit should not exceed 1 second.

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5 \text{ V}$, $C_L = 50 \text{ pF}$, $R_1 = 500 \Omega$, $R_2 = 500 \Omega$, $T_A = 25^\circ\text{C}$			$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$, $C_L = 50 \text{ pF}$, $R_1 = 500 \Omega$, $R_2 = 500 \Omega$, $T_A = \text{MIN to MAX}$			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
			t_{PLH}	A	Y	1	3.5	6	
t_{PHL}			1	3.5	6	1		7	
t_{PZH}	\bar{G}	Y	2	7	9	2		11	ns
t_{PZL}			2	9	13	2		15	
t_{PHZ}	\bar{G}	Y	2	6	9	2		10	ns
t_{PLZ}			2	6	10	2		11	

SN74BCT29827A, SN74BCT29828A
10-BIT BUFFERS AND BUS DRIVERS WITH 3-STATE OUTPUTS



PARAMETER MEASUREMENT INFORMATION



SWITCH POSITION TABLE



TEST	S1
t_{PLH}	Open
t_{PHL}	Open
t_{PZH}	Open
t_{PZL}	Closed
t_{PHZ}	Open
t_{PLZ}	Closed

LOAD CIRCUIT



**VOLTAGE WAVEFORMS
 SETUP AND HOLD TIMES**

**VOLTAGE WAVEFORMS
 PULSE DURATIONS**



**VOLTAGE WAVEFORMS
 PROPAGATION DELAY TIMES**

**VOLTAGE WAVEFORMS
 ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS**

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
 Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, $Z_0 = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.

FIGURE 1. SWITCHING CHARACTERISTICS

2


BICMOS Circuits

SN74BCT29833, SN74BCT29834 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

D30311, SEPTEMBER 1987—REVISED JULY 1989

- BiCMOS Process with TTL Inputs and Outputs
- BiCMOS Design Reduces Standby Current
- Flow-Through Pinout (All Inputs on Opposite Side from Outputs)
- Functionally Equivalent to AMD Am29833, Am29834, 'ALS29833, and 'ALS29834
- High-Speed Bus Transceivers with Parity Generator/Checker
- Parity Error Flag with Open-Collector Output
- Has a Register for Storage of the Parity Error Flag
- Choice of True ('BCT29833) or Inverting ('BCT29834) Logic
- Package Options Include Plastic "Small Outline" Package and Standard Plastic 300-mil DIPs

SN74BCT' ... DW OR NT PACKAGE
(TOP VIEW)



description

The SN74BCT29833 and SN74BCT29834 are 8-bit to 9-bit parity transceivers designed for two-way communication between data buses. When data is transmitted from the A bus to the B bus, a parity bit is generated. When data is transmitted from the B bus to the A bus with its corresponding parity bit, the \overline{ERR} output will indicate whether or not an error in the B data has occurred. The output enable inputs \overline{OEA} and \overline{OEB} can be used to disable the device so that the buses are effectively isolated.

A 9-bit parity generator/checker generates a parity-odd output (PARITY) and monitors the parity of the I/O ports with an open-collector parity error flag (\overline{ERR}). \overline{ERR} is clocked into the register on the rising edge of the CLK input. The error flag register is cleared with a low pulse on the \overline{CLR} input. When both \overline{OEA} and \overline{OEB} are low, data is transferred from the A bus to the B bus and inverted parity is generated. Inverted parity is a forced error condition that gives the designer more system diagnostic capability.

The SN74BCT29833 and SN74BCT29834 are characterized for operation from 0°C to 70°C.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

TEXAS
INSTRUMENTS

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1989, Texas Instruments Incorporated


2

BICMOS Circuits

2-101

SN74BCT29833
8-BIT TO 9-BIT PARITY BUS TRANSCEIVER

logic diagram (positive logic)



FUNCTION TABLE

INPUTS				OUTPUT & I/O						FUNCTION
$\overline{\text{OEB}}$	$\overline{\text{OEA}}$	$\overline{\text{CLR}}$	CLK	A_i Σ of H's	B_i Σ of H's	A	B	PARITY	$\overline{\text{ERR}}^\ddagger$	
L	H	X	X	Odd Even	NA	NA	A	L H	NA	A Data to B Bus and Generate Parity
H	L	H	\uparrow	NA	Odd Even	B	NA	NA	H L	B Data to A Bus and Check Parity
X	X	L	X	X	X	X	NA	NA	H	Clear Error Flag Register
H	H	H L H H	No \uparrow No \uparrow \uparrow	X X Odd Even	X	Z	Z	Z	NC H H L	Isolation [§]
L	L	X	X	Odd Even	NA	NA	A	H L	NA	A Data to B Bus and Generate Inverted Parity

NA = Not applicable, NC = No change, X = Don't care


[†]Summation of high-level inputs includes PARITY along with B_i inputs.

[‡]Output states shown assume the ERR output was previously high.

[§]In this mode, the ERR output, when clocked, shows inverted parity of the A bus.

SN74BCT29834
8-BIT TO 9-BIT PARITY BUS TRANSCEIVER

logic diagram (positive logic)



FUNCTION TABLE

INPUTS						OUTPUT & I/O				FUNCTION
OEB	OEA	CLR	CLK	A [†] Σ of H's Odd Even	B [†] Σ of L's Odd Even	A	B	PARITY	ERR [‡]	
L	H	X	X	Odd Even	NA	NA	\bar{A}	H L	NA	\bar{A} Data to B Bus and Generate Parity
H	L	H	↑	NA	Odd Even	\bar{B}	NA	NA	H L	\bar{B} Data to A Bus and Check Parity
X	X	L	X	X	X	X	NA	NA	H	Clear Error Flag Register
H	H	H L H H	No ↑ No ↑ ↑	X X Odd Even	X	Z	Z	Z	NC H L H	Isolation [§]
L	L	X	X	Odd Even	NA	NA	\bar{A}	L H	NA	\bar{A} Data to B Bus and Generate Inverted Parity

NA = Not applicable, NC = No change, X = Don't care

[†]Summation of low-level inputs includes PARITY along with Bi inputs.


[‡]Output states shown assume the ERR output was previously high.

[§]In this mode, the ERR output, when clocked, shows noninverted parity of the A bus.

2
BiCMOS Circuits

SN74BCT29833, SN74BCT29834
8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

error flag waveforms



ERROR FLAG FUNCTION TABLE

INPUTS		INTERNAL TO DEVICE	OUTPUT PRE-STATE	OUTPUT	FUNCTION
CLR	CLK	POINT "P"	ERR_{n-1}	ERR	
H	↑	H	H	H	SAMPLE
H	↑	X	L	L	
H	↑	L	X	L	
L	X	X	X	H	CLEAR

ERR_{n-1} represents the state of the ERR output before any changes at CLR , CLK , or point "P".

SN74BCT29833, SN74BCT29834
8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	7 V
Input voltage	7 V
Voltage applied to a disabled I/O port	5.5 V
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

recommended operating conditions

		MIN	NOM	MAX	UNIT
V_{CC}	Supply voltage	4.5	5	5.5	V
V_{IH}	High-level input voltage	2			V
V_{IL}	Low-level input voltage			0.8	V
V_{OH}	High-level output voltage, ERR			2.4	V
I_{OH}	High-level output current			-24	mA
I_{OL}	Low-level output current			48	mA
t_w	Pulse duration	CLK high	10		ns
		CLK low	10		
		CLR low	10		
t_{su}	Setup time before CLK ↑	Bi and PARITY	12		ns
		CLR inactive	12		
t_h	Hold time, Bi and PARITY after CLK ↑	0			ns
T_A	Operating free-air temperature	0		70	°C

2

BiCMOS Circuits

electrical characteristics over recommended operating free-air temperature and supply voltage range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP†	MAX	UNIT
V_{IK}		$V_{CC} = 4.5 V$,	$I_I = -18 mA$			-1.2	V
V_{OH}	All inputs/outputs except ERR	$V_{CC} = 4.5 V$	$I_{OH} = -15 mA$	2.4			V
			$I_{OH} = -24 mA$	2			
I_{OH}	ERR	$V_{CC} = 4.5 V$,	$V_{OH} = 2.4 V$			20	μA
V_{OL}		$V_{CC} = 4.5 V$,	$I_{OL} = 48 mA$		0.35	0.5	V
I_I		$V_{CC} = 5.5 V$,	$V_I = 5.5 V$			0.1	mA
$I_{IH}‡$		$V_{CC} = 5.5 V$,	$V_I = 2.7 V$			20	μA
$I_{IL}‡$	Data	$V_{CC} = 5.5 V$,	$V_I = 0.4 V$			-0.2	mA
	Control					-0.75	
$I_{OS}§$		$V_{CC} = 5.5 V$,	$V_O = 0$	-75		-250	mA
I_{CCL}		$V_{CC} = 5.5 V$,	All Outputs Open		55	80	mA
I_{CCZ}					30	45	

† All typical values are at $V_{CC} = 5 V$, $T_A = 25°C$.

‡ For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

§ Not more than one output should be shorted at a time, and the duration of the short-circuit should not exceed 1 second.

SN74BCT29833, SN74BCT29834
8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

SN74BCT29833 switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	VCC = 5 V, CL = 50 pF, R1 = 500 Ω, R2 = 500 Ω, TA = 25°C			VCC = 4.5 V to 5.5 V, CL = 50 pF, R1 = 500 Ω, R2 = 500 Ω, TA = MIN to MAX		UNIT
			MIN	TYP	MAX	MIN	MAX	
tPLH	A or B	B or A	1	5	7	1	8	ns
tPHL			1.5	5	8	1.5	10	
tPLH	A	PARITY	1.5	7	9	1.5	11	ns
tPHL			1.5	10	13	1.5	15	
tPZH	OE \bar{A} or OE \bar{B}	A or B	2	11	15	2	19	ns
tPZL			2	13	17	2	21	
tPHZ	OE \bar{A} or OE \bar{B}	A or B	2	8	11	2	15	ns
tPLZ			2	10	14	2	17	
tPHL	CLK	ERR	1.5	7	10	1.5	12	ns
tPLH	CLR	ERR	1.5	13	17	1.5	20	ns
tPLH	OE \bar{A}	PARITY	1.5	10	13	1.5	15	ns
tPHL			1.5	10	13	1.5	15	


SN74BCT29834 switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	VCC = 5 V, CL = 50 pF, R1 = 500 Ω, R2 = 500 Ω, TA = 25°C			VCC = 4.5 V to 5.5 V, CL = 50 pF, R1 = 500 Ω, R2 = 500 Ω, TA = MIN to MAX		UNIT
			MIN	TYP	MAX	MIN	MAX	
tPLH	A or B	B or A	1	5	7	1	8	ns
tPHL			1.5	4	6	1.5	7	
tPLH	A	PARITY	1.5	10	13	1.5	15	ns
tPHL			1.5	8	10	1.5	15	
tPZH	OE \bar{A} or OE \bar{B}	A or B	2	11	15	2	19	ns
tPZL			2	15	19	2	21	
tPHZ	OE \bar{A} or OE \bar{B}	A or B	2	8	11	2	15	ns
tPLZ			2	13	17	2	21	
tPHL	CLK	ERR	1.5	7	10	1.5	12	ns
tPLH	CLR	ERR	1.5	13	17	1.5	18	ns
tPLH	OE \bar{A}	PARITY	1.5	10	13	1.5	15	ns
tPHL			1.5	10	13	1.5	15	

2
BICMOS Circuits




PARAMETER MEASUREMENT INFORMATION




SWITCH POSITION TABLE




TEST	S1
t _{PLH}	Open
t _{PHL}	Open
t _{PZH}	Open
t _{PZL}	Closed
t _{PHZ}	Open
t _{PLZ}	Closed



LOAD CIRCUIT 1 ALL OUTPUTS EXCEPT FOR ERROR FLAG



LOAD CIRCUIT 2 ERROR FLAG OUTPUT



NOTES: A. C_L includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.

FIGURE 1

2
BiCMOS Circuits

SN74BCT29843, SN74BCT29844
9-BIT BUS INTERFACE D-TYPE LATCHES
WITH 3-STATE OUTPUTS

D3180, FEBRUARY 1989—REVISED JULY 1989

2

BICMOS Circuits

- BICMOS Process with CMOS Inputs and TTL Outputs Substantially Reduces Standby Current
- Input Has 50-kΩ Pullup Resistor
- Bus-Structured Pinout
- Functionally Equivalent to AMD Am29843A, Am29844A, 'ALS29843, and 'ALS29844
- Provides Extra Data Width Necessary for Wider Address/Data Paths or Buses with Parity
- Outputs Have Undershoot Protection Circuitry
- Power-Up High-Impedance State
- Buffered Control Inputs to Reduce DC Loading Effects
- Package Options Include Plastic "Small Outline" Packages and Standard Plastic 300-mil DIPs

description

These 9-bit latches feature three-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.


The nine latches are transparent D-type. The 'BCT29843 has noninverting data (D) inputs. The 'BCT29844 has inverting D inputs.

A buffered output control (\overline{OC}) input can be used to place the nine outputs in either a normal logic state (high or low levels) or a high-impedance state. The outputs are also in the high-impedance state during power-up and power-down conditions. The outputs remain in the high-impedance state while the device is powered down. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive the bus lines in a bus-organized system without need for interface or pull-up components.


The output control (\overline{OC}) does not affect the internal operation of the latches. Old data can be retained or new data can be entered while the outputs are off.

The SN74BCT29843 and SN74BCT29844 are characterized for operation from 0°C to 70°C.

SN74BCT29843 ... DW OR NT PACKAGE
 (TOP VIEW)



SN74BCT29844 ... DW OR NT PACKAGE
 (TOP VIEW)



PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 1989, Texas Instruments Incorporated




SN74BCT29843
9-BIT BUS INTERFACE D-TYPE LATCH
WITH 3-STATE OUTPUTS

'BCT29843 FUNCTION TABLE


INPUTS					OUTPUT Q
PRE	CLR	OC	C	D	
L	X	L	X	X	H
H	L	L	X	X	L
H	H	L	H	L	L
H	H	L	H	H	H
H	H	L	L	X	Q ₀
X	X	H	X	X	Z

'BCT29843 logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

'BCT29843 logic diagram (positive logic)




SN74BCT29844
9-BIT BUS INTERFACE D-TYPE LATCH
WITH 3-STATE OUTPUTS

'BCT29844 FUNCTION TABLE


INPUTS					OUTPUT Q
PRE	CLR	OC	C	D	
L	X	L	X	X	H
H	L	L	X	X	L
H	H	L	H	L	H
H	H	L	H	H	L
H	H	L	L	X	Q ₀
X	X	H	X	X	Z

'BCT29844 logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

'BCT29844 logic diagram (positive logic)



2

BICMOS Circuits

SN74BCT29843, SN74BCT29844
**9-BIT BUS INTERFACE D-TYPE LATCHES
 WITH 3-STATE OUTPUTS**

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	7 V
Input voltage	7 V
Voltage applied to a disabled 3-state output	5.5 V
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

recommended operating conditions

		MIN	NOM	MAX	UNIT
V_{CC}	Supply voltage	4.5		5.5	V
V_{IH}	High-level input voltage	2			V
V_{IL}	Low-level input voltage			0.8	V
I_{OH}	High-level output current			-24	mA
I_{OL}	Low-level output current			48	mA
t_w	Pulse duration	\overline{PRE} low	7		ns
		\overline{CLR} low	5		
		C high	4		
t_{su}	Setup time, before enable C ↓	Data	1.5		ns
		\overline{PRE} or \overline{CLR} inactive state	2		
t_h	Hold time, data after enable C ↓	3.5			ns
T_A	Operating free-air temperature	0		70	°C

2

BiCMOS Circuits

SN74BCT29843
9-BIT BUS INTERFACE D-TYPE LATCHES
WITH 3-STATE OUTPUTS

electrical characteristics over recommended operating free-air temperature range
(unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
V _{IK}	V _{CC} = 4.5 V, I _I = -18 mA			-1.2	V
V _{OH}	V _{CC} = 4.5 V, I _{OH} = -15 mA	2.4	3.2		V
	V _{CC} = 4.5 V, I _{OH} = -24 mA	2			
V _{OL}	V _{CC} = 4.5 V, I _{OL} = 48 mA		0.35	0.5	V
I _{OZH}	V _{CC} = 5.5 V, V _O = 2.7 V			20	μA
I _{OZL}	V _{CC} = 5.5 V, V _O = 0.4 V			-20	μA
I _I	V _{CC} = 5.5 V, V _I = 5.5 V			0.1	mA
I _{IH}	V _{CC} = 5.5 V, V _I = 2.7 V	-10		-75	μA
I _{IL}	V _{CC} = 5.5 V, V _I = 0.4 V			-0.2	mA
I _{OS} ‡	V _{CC} = 5.5 V, V _O = 0	-75		-275	mA
I _{CC}	V _{CC} = 5.5 V	Outputs high	3	7	mA
		Outputs low	24	35	
		Outputs disabled	3	7	

† All typical values are at V_{CC} = 5 V, T_A = 25°C.

‡ Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = 0°C to 70°C		UNIT
			MIN	TYP	MAX	MIN	MAX	
t _{PLH}	D	Any Q	1.5	4.5	7	1.5	8	ns
t _{PHL}			1.5	5.7	8	1.5	9	
t _{PLH}	C	Any Q	1.5	6	8	1.5	10	ns
t _{PHL}			1.5	6	8	1.5	10	
t _{PLH}	PRE	Any Q	1.5	6	10	1.5	12	ns
t _{PHL}			1.5	6	10	1.5	12	
t _{PLH}	CLR	Any Q	1.5	6	10	1.5	12	ns
t _{PHL}			1.5	6	10	1.5	12	
t _{PZH}	OC	Any Q	2	10	13	2	15	ns
t _{PZL}			2	10	13	2	15	
t _{PHZ}	OC	Any Q	2	5	7	2	8	ns
t _{PLZ}			2	5	7	2	8	

2

BICMOS Circuits



SN74BCT29844
9-BIT BUS INTERFACE D-TYPE LATCH
WITH 3-STATE OUTPUTS

electrical characteristics over recommended operating free-air temperature range
(unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT	
V _{IK}	V _{CC} = 4.5 V, I _I = -18 mA			-1.2	V	
V _{OH}	V _{CC} = 4.5 V, I _{OH} = -15 mA	2.4	3.2		V	
	V _{CC} = 4.5 V, I _{OH} = -24 mA	2				
V _{OL}	V _{CC} = 4.5 V, I _{OL} = 48 mA		0.35	0.5	V	
I _{OZH}	V _{CC} = 5.5 V, V _O = 2.7 V			20	μA	
I _{OZL}	V _{CC} = 5.5 V, V _O = 0.4 V			-20	μA	
I _I	V _{CC} = 5.5 V, V _I = 5.5 V			0.1	mA	
I _{IH}	V _{CC} = 5.5 V, V _I = 2.7 V	-10		-75	μA	
I _{IL}	V _{CC} = 5.5 V, V _I = 0.4 V			-0.2	mA	
I _{OS} ‡	V _{CC} = 5.5 V, V _O = 0	-75		-275	mA	
I _{CC}	V _{CC} = 5.5 V	Outputs high		3	7	mA
		Outputs low		24	35	
		Outputs disabled		3	7	

† All typical values are at V_{CC} = 5 V, T_A = 25°C.

‡ Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.

switching characteristics (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = 0°C to 70°C			UNIT
			MIN	TYP	MAX	MIN	MAX		
t _{PLH}	D	Any Q	1.5	5.7	8	1.5	9	ns	
t _{PHL}			1.5	4.5	7	1.5	8		
t _{PLH}	C	Any Q	1.5	6	8	1.5	10	ns	
t _{PHL}			1.5	6	8	1.5	10		
t _{PLH}	PRE	Any Q	1.5	6	11	1.5	12	ns	
t _{PHL}			1.5	6	11	1.5	12		
t _{PLH}	CLR	Any Q	1.5	6	11	1.5	12	ns	
t _{PHL}			1.5	6	11	1.5	12		
t _{PZH}	OC	Any Q	2	10	13	2	15	ns	
t _{PZL}			2	10	13	2	15		
t _{PHZ}	OC	Any Q	2	5	7	2	8	ns	
t _{PLZ}			2	5	7	2	8		

2

BiCMOS Circuits

SN74BCT29843, SN74BCT29844
9-BIT BUS INTERFACE D-TYPE LATCHES
WITH 3-STATE OUTPUTS


PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT

SWITCH POSITION TABLE


TEST	S1
t_{PLH}	Open
t_{PHL}	Open
t_{PZH}	Open
t_{PZL}	Closed
t_{PHZ}	Open
t_{PLZ}	Closed




VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PULSE DURATIONS



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
 Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10$ MHz, $Z_O = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.
 D. The outputs are measured one at a time with one input transition per measurement.

FIGURE 1. SWITCHING CHARACTERISTICS

SN74BCT29845, SN74BCT29846 8-BIT BUS INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS

D3248, JULY 1989

- BICMOS Process with CMOS Inputs and TTL Outputs Substantially Reduces Standby Current
- Input Has 50-kΩ Pullup Resistor
- Bus-Structured Pinout
- Functionally Equivalent to AMD Am29845, Am29846, 'ALS29845, and 'ALS29846
- Provides Extra Data Width Necessary for Wider Address/Data Paths or Buses with Parity
- Power-Up High-Impedance State
- Buffered Control Inputs to Reduce DC Loading Effects
- Package Options Include Plastic "Small Outline" Packages, Plastic Chip Carriers, and Standard Plastic 300-mil DIPs

description

These 8-bit latches feature three-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.


The eight latches are transparent D-type. The 'BCT29845 has noninverting data (D) inputs. The 'BCT29846 has inverting \bar{D} inputs. Since $\overline{\text{CLR}}$ and $\overline{\text{PRE}}$ are independent of the clock, taking the $\overline{\text{CLR}}$ input low will cause the eight Q outputs to go low. Taking the $\overline{\text{PRE}}$ input low will cause the eight Q outputs to go high. When both $\overline{\text{PRE}}$ and $\overline{\text{CLR}}$ are taken low, the outputs will follow the preset condition.

The buffered output control inputs ($\overline{\text{OC1}}$, $\overline{\text{OC2}}$, and $\overline{\text{OC3}}$) can be used to place the eight outputs in either a normal logic state (high or low levels) or a high-impedance state. The outputs are also in the high-impedance state during power-up and power-down conditions. The outputs remain in the high-impedance state while the device is powered-down. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive the bus lines in a bus-organized system without


need for interface or pull-up components. The output controls do not affect the internal operation of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN74BCT29845 and SN74BCT29846 are characterized for operation from 0°C to 70°C.

SN74BCT29845 ... DW OR NT PACKAGE
(TOP VIEW)



SN74BCT29846 ... DW OR NT PACKAGE
(TOP VIEW)



SN74BCT29845, SN74BCT29846
8-BIT BUS INTERFACE D-TYPE LATCHES
WITH 3-STATE OUTPUTS

FUNCTION TABLES

'BCT29845

INPUTS								OUTPUT
PRE	CLR	OC1	OC2	OC3	C	D	Q	
L	X	L	L	L	X	X	H	
H	L	L	L	L	X	X	L	
H	H	L	L	L	H	L	L	
H	H	L	L	L	H	H	H	
H	H	L	L	L	L	X	Q ₀	
X	X	X	X	H	X	X	Z	
X	X	X	H	X	X	X	Z	
X	X	H	X	X	X	X	Z	


'BCT29846

INPUTS								OUTPUT
PRE	CLR	OC1	OC2	OC3	C	\bar{D}	Q	
L	X	L	L	L	X	X	H	
H	L	L	L	L	X	X	L	
H	H	L	L	L	H	L	H	
H	H	L	L	L	H	H	L	
H	H	L	L	L	L	X	Q ₀	
X	X	X	X	H	X	X	Z	
X	X	X	H	X	X	X	Z	
X	X	H	X	X	X	X	Z	


2

logic symbols†

'BCT29845



'BCT29846





† These symbols are in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.

BICMOS Circuits

SN74BCT29845, SN74BCT29846
8-BIT BUS INTERFACE D-TYPE LATCHES
WITH 3-STATE OUTPUTS

logic diagrams (positive logic)



SN74BCT29845, SN74BCT29846
8-BIT BUS INTERFACE D-TYPE LATCHES
WITH 3-STATE OUTPUTS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC}	7 V
Input voltage	7 V
Voltage applied to a disabled 3-state output	5.5 V
Operating free-air temperature range	-0°C to 70°C
Storage temperature range	-65°C to 150°C

recommended operating conditions

		MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage	4.5		5.5	V
V _{IH}	High-level input voltage	2			V
V _{IL}	Low-level input voltage			0.8	V
I _{OH}	High-level output current			-24	mA
I _{OL}	Low-level output current			48	mA
t _w	Pulse duration	PRE low	7		ns
		CLR low	5		
		C high	4		
t _{su}	Setup time, before enable C ↓	Data	1.5		ns
		PRE or CLR, inactive state	2		
t _h	Hold time, data after enable C ↓	3.5			ns
T _A	Operating free-air temperature	0		70	°C

2

BICMOS Circuits



SN74BCT29845
8-BIT BUS INTERFACE D-TYPE LATCHES
WITH 3-STATE OUTPUTS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		MIN	TYP†	MAX	UNIT
V _{IK}	V _{CC} = 4.5 V,	I _I = -18 mA			-1.2	V
V _{OH}	V _{CC} = 4.5 V,	I _{OH} = -15 mA	2.4	3.2		V
	V _{CC} = 4.5 V,	I _{OH} = -24 mA	2			
V _{OL}	V _{CC} = 4.5 V,	I _{OL} = 48 mA		0.35	0.5	V
I _{OZH}	V _{CC} = 5.5 V,	V _O = 2.7 V			20	μA
I _{OZL}	V _{CC} = 5.5 V,	V _O = 0.4 V			-20	μA
I _I	V _{CC} = 5.5 V,	V _I = 5.5 V			0.1	mA
I _{IH}	V _{CC} = 5.5 V,	V _I = 2.7 V	-10		-75	μA
I _{IL}	V _{CC} = 5.5 V,	V _I = 0.4 V			-0.2	mA
I _{OS} ‡	V _{CC} = 5.5 V,	V _O = 0	-75		-275	mA
I _{CC}	V _{CC} = 5.5 V	Outputs high		3	7	mA
		Outputs low		24	35	
		Outputs disabled		3	7	

† All typical values are at V_{CC} = 5 V, T_A = 25°C.

‡ Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = 0°C to 70°C		UNIT
			MIN	TYP	MAX	MIN	MAX	
t _{PLH}	D	Any Q	1.5	4.5	7	1.5	8	ns
t _{PHL}			1.5	5.7	8	1.5	9	
t _{PLH}	C	Any Q	1.5	6	8	1.5	10	ns
t _{PHL}			1.5	6	8	1.5	10	
t _{PLH}	PRE	Any Q	1.5	6	11	1.5	12	ns
t _{PHL}			1.5	6	11	1.5	12	
t _{PLH}	CLR	Any Q	1.5	6	11	1.5	12	ns
t _{PHL}			1.5	6	11	1.5	12	
t _{PZH}	OC	Any Q	2	10	13	2	15	ns
t _{PZL}			2	10	13	2	15	
t _{PHZ}	OC	Any Q	2	5	7	2	8	ns
t _{PLZ}			2	5	7	2	8	

2

BiCMOS Circuits

SN74BCT29846
8-BIT BUS INTERFACE D-TYPE LATCHES
WITH 3-STATE OUTPUTS

electrical characteristics over recommended operating free-air temperature range
(unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT	
V_{IK}	$V_{CC} = 4.5\text{ V}$, $I_I = -18\text{ mA}$			-1.2	V	
V_{OH}	$V_{CC} = 4.5\text{ V}$, $I_{OH} = -15\text{ mA}$	2.4	3.2		V	
	$V_{CC} = 4.5\text{ V}$, $I_{OH} = -24\text{ mA}$	2				
V_{OL}	$V_{CC} = 4.5\text{ V}$, $I_{OL} = 48\text{ mA}$		0.35	0.5	V	
I_{OZH}	$V_{CC} = 5.5\text{ V}$, $V_O = 2.7\text{ V}$			20	μA	
I_{OZL}	$V_{CC} = 5.5\text{ V}$, $V_O = 0.4\text{ V}$			-20	μA	
I_I	$V_{CC} = 5.5\text{ V}$, $V_I = 5.5\text{ V}$			0.1	mA	
I_{IH}	$V_{CC} = 5.5\text{ V}$, $V_I = 2.7\text{ V}$	-10		-75	μA	
I_{IL}	$V_{CC} = 5.5\text{ V}$, $V_I = 0.4\text{ V}$			-0.2	mA	
I_{OS}^\ddagger	$V_{CC} = 5.5\text{ V}$, $V_O = 0$	-75		-275	mA	
I_{CC}	$V_{CC} = 5.5\text{ V}$	Outputs high		3	7	mA
		Outputs low		24	35	
		Outputs disabled		3	7	

† All typical values are at $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$.


‡ Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5\text{ V}$, $C_L = 50\text{ pF}$, $R_1 = 500\ \Omega$, $R_2 = 500\ \Omega$, $T_A = 25^\circ\text{C}$			$V_{CC} = 4.5\text{ V to }5.5\text{ V}$, $C_L = 50\text{ pF}$, $R_1 = 500\ \Omega$, $R_2 = 500\ \Omega$, $T_A = 0^\circ\text{C to }70^\circ\text{C}$		UNIT
			MIN	TYP	MAX	MIN	MAX	
t_{PLH}	D	Any Q	1.5	5.7	8	1.5	9	ns
t_{PHL}			1.5	4.5	7	1.5	8	
t_{PLH}	C	Any Q	1.5	6	8	1.5	10	ns
t_{PHL}			1.5	6	8	1.5	10	
t_{PLH}	PRE	Any Q	1.5	6	11	1.5	12	ns
t_{PHL}			1.5	6	11	1.5	12	
t_{PLH}	CLR	Any Q	1.5	6	11	1.5	12	ns
t_{PHL}			1.5	6	11	1.5	12	
t_{PZH}	OC	Any Q	2	10	13	2	15	ns
t_{PZL}			2	10	13	2	15	
t_{PHZ}	OC	Any Q	2	6	8	2	10	ns
t_{PLZ}			2	6	8	2	10	





SN74BCT29845, SN74BCT29846
8-BIT BUS INTERFACE D-TYPE LATCHES
WITH 3-STATE OUTPUTS

PARAMETER MEASUREMENT INFORMATION



SWITCH POSITION TABLE

TEST	S1
t_{PLH}	Open
t_{PHL}	Open
t_{pZH}	Open
t_{pZL}	Closed
t_{PHZ}	Open
t_{PLZ}	Closed



NOTES: A. C_L includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

C. All input pulses are supplied by the generators having the following characteristics: $PRR \leq 10$ MHz, $Z_o = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.

D. The outputs are measured one at a time with one input transition per measurement.


FIGURE 1. SWITCHING CHARACTERISTICS

SN74BCT29853, SN74BCT29854 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

D3031, SEPTEMBER 1987—REVISED JULY 1989

- BiCMOS Process with TTL Inputs and Outputs
- BiCMOS Design Reduces Standby Current
- Flow-Through Pinout (All Inputs on Opposite Side from Outputs)
- Functionally Equivalent to AMD Am29853 and Am29854
- High-Speed Bus Transceivers with Parity Generator/Checker
- Parity Error Flag with Open-Collector Output
- Choice of True ('BCT29853) or Inverting ('BCT29854) Logic
- Has a Latch for Storage of the Parity Error Flag
- Package Options Include Plastic "Small Outline" Package, Plastic Chip Carriers, and Standard Plastic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

SN74BCT' ... DW OR NT PACKAGE
(TOP VIEW)



description

The SN74BCT29853 and SN74BCT29854 are 8-bit to 9-bit parity transceivers designed for two-way communication between data buses. When data is transmitted from the A to B bus, a parity bit is generated. When data is transmitted from the B to A bus with its corresponding parity bit, the ERR output will indicate whether or not an error in the B data has occurred. The output enable inputs \overline{OEA} and \overline{OEB} can be used to disable the device so that the buses are effectively isolated.

A 9-bit parity generator/checker generates a parity-odd output (PARITY), and monitors the parity of the I/O ports with an open-collector parity error flag (ERR). ERR can be either passed, sampled, stored, or cleared from the latch using the LE and CLR control inputs. When both \overline{OEA} and \overline{OEB} are low, data is transferred from the A bus to the B bus and inverted parity is generated. Inverted parity is a forced error condition that gives the designer more system diagnostic capability.

The SN74BCT29853 and SN74BCT29854 are characterized for operation from 0°C to 70°C.


PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 1989, Texas Instruments Incorporated

TEXAS
INSTRUMENTS

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

logic diagram (positive logic)



FUNCTION TABLE

INPUTS						OUTPUT & I/O				FUNCTION
OEB	OEA	CLR	LE	A _i Σ of H's Odd Even	B _i [†] Σ of H's Odd Even	A	B	PARITY	ERR [‡]	
L	H	X	X	Odd Even	NA	NA	A	L H	NA	A Data to B Bus and Generate Parity
H	L	X	L	NA	Odd Even	B	NA	NA	H L	B Data to A Bus and Check Parity
H	L	H	H	NA	X	X	NA	NA	N-1	Store Error Flag
X	X	L	H	X	X	X	NA	NA	H	Clear Error Flag Register
H	H	L X X	H	X	X	Z	Z	Z	NC	Isolation [§] (Parity Check)
			H	X					H	
			L	L					L	
L	L	X	X	Odd Even	NA	NA	A	H L	NA	A Data to B Bus and Generate Inverted Parity

NA = Not applicable, NC = No change, X = Don't care


[†]Summation of high-level inputs includes PARITY along with Bi inputs.

[‡]Output states shown assume the ERR output was previously high.

[§]In this mode the ERR output, when enabled, shows inverted parity of the A bus.

SN74BCT29854
8-BIT TO 9-BIT PARITY BUS TRANSCEIVER

logic diagram (positive logic)



FUNCTION TABLE

INPUTS					OUTPUT & I/O					FUNCTION
OEB	OEA	CLR	LE	Ai Σ of H's Odd Even	Bi† Σ of L's Odd Even	A	B	PARITY	ERR‡	
L	H	X	X	Odd	NA	NA	\bar{A}	H L	NA	\bar{A} Data to B Bus and Generate Parity
H	L	X	L	NA	Odd Even	\bar{B}	NA	NA	H L	\bar{B} Data to A Bus and Check Parity
H	L	H	H	NA	X	X	NA	NA	N-1	Store Error Flag
X	X	L	H	X	X	X	NA	NA	H	Clear Error Flag Register
H	H	L L X X	H H L L	X X L Odd H Even	X	Z	Z	Z	NC H L H	Isolation§
L	L	X	X	Odd Even	NA	NA	\bar{A}	L H	NA	\bar{A} Data to B Bus and Generate Inverted Parity

NA = Not applicable, NC = No change, X = Don't care

†Summation of low-level inputs includes PARITY along with Bi inputs.


‡Output states shown assume the ERR output was previously high.

§In this mode the ERR output, when enabled, shows noninverted parity of the A bus.

2

BICMOS Circuits

error flag waveforms



ERROR FLAG FUNCTION TABLE

INPUTS		INTERNAL TO DEVICE	OUTPUT PRE-STATE	OUTPUT	FUNCTION
LE	CLR	POINT "P"	ERR _{n-1} [†]	ERR	
L	L	L H	X	L H	PASS
L	H	L X H	X L H	L L H	SAMPLE
H	L	X	X	H	CLEAR
H	H	X	L H	L H	STORE

[†]ERR_{n-1} represents the state of the ERR output before any changes at CLR, LE or point P.

SN74BCT29853, SN74BCT29854
8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	7 V
Input voltage	7 V
Voltage applied to a disabled I/O port	5.5 V
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

recommended operating conditions

		MIN	NOM	MAX	UNIT
V_{CC}	Supply voltage	4.5	5	5.5	V
V_{IH}	High-level input voltage	2			V
V_{IL}	Low-level input voltage			0.8	V
V_{OH}	High-level output voltage, ERR			2.4	V
I_{OH}	High-level output current			-24	mA
I_{OL}	Low-level output current			48	mA
t_w	Pulse duration	\overline{LE} low		10	ns
		CLR low		10	
t_{su}	Setup time before \overline{LE} ↓		Bi and PARITY	12	ns
t_h	Hold time, Bi and PARITY after \overline{LE} ↓			3	ns
T_A	Operating free-air temperature	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
V_{IK}	$V_{CC} = 4.5 V, I_I = -18 mA$			-1.2	V
V_{OH}	All inputs/outputs except ERR	$V_{CC} = 4.5 V$	$I_{OH} = -15 mA$	2.4	V
			$I_{OH} = -24 mA$	2	
I_{OH}	ERR	$V_{CC} = 4.5 V, V_{OH} = 2.4 V$		20	μA
V_{OL}		$V_{CC} = 4.5 V, I_{OL} = 48 mA$	0.35	0.5	V
I_I		$V_{CC} = 5.5 V, V_I = 5.5 V$		0.1	mA
$I_{IH}‡$		$V_{CC} = 5.5 V, V_I = 2.7 V$		20	μA
$I_{IL}‡$	Data	$V_{CC} = 5.5 V, V_I = 0.4 V$		-0.2	mA
	Control			-0.75	
$I_{OS}§$		$V_{CC} = 5.5 V, V_O = 0$	-75	-250	mA
I_{CCL}		$V_{CC} = 5.5 V, \text{All outputs open}$	55	80	mA
I_{CCZ}			30	45	mA

† All typical values are at $V_{CC} = 5 V, T_A = 25^\circ C$.

‡ These parameters include off-state output current for I/O ports only.

§ Not more than one output should be shorted at a time, and the duration of the short-circuit should not exceed 1 second.

2
BICMOS Circuits



SN74BCT29853, SN74BCT29854
8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

SN74BCT29853 switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	VCC = 5 V, CL = 50 pF, R1 = 500 Ω, R2 = 500 Ω, TA = 25°C			VCC = 4.5 V to 5.5 V, CL = 50 pF, R1 = 500 Ω, R2 = 500 Ω, TA = MIN to MAX		UNIT
			MIN	TYP	MAX	MIN	MAX	
tPLH	A or B	B or A	1	5	7	1	10	ns
tPHL			1	5	7	1	10	
tPLH	A	PARITY	1.5	10	13	1.5	15	ns
tPHL			1.5	10	13	1.5	15	
tPZH	OEA or OEB	A or B	2	13	16	2	20	ns
tPZL			2	13	16	2	20	
tPHZ	OEA or OEB	A or B	2	13	16	2	20	ns
tPLZ			2	13	16	2	20	
tPHL	LE	ERR	1.5	5	7	1.5	9	ns
tPLH	CLR	ERR	1.5	11	14	1.5	15	ns
tPLH	OEA	PARITY	1.5	10	13	1.5	15	ns
tPHL			1.5	10	13	1.5	15	
tPLH	Bi/PARITY	ERR	1.5	17	22	1.5	24	ns
tPHL			1.5	10	13	1.5	16	


SN74BCT29854 switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	VCC = 5 V, CL = 50 pF, R1 = 500 Ω, R2 = 500 Ω, TA = 25°C			VCC = 4.5 V to 5.5 V, CL = 50 pF, R1 = 500 Ω, R2 = 500 Ω, TA = MIN to MAX		UNIT
			MIN	TYP	MAX	MIN	MAX	
tPLH	A or B	B or A	1	5	7	1	8	ns
tPHL			1	5	7	1	8	
tPLH	A	PARITY	1.5	10	13	1.5	15	ns
tPHL			1.5	10	13	1.5	15	
tPZH	OEA or OEB	A or B	2	12	15	2	17	ns
tPZL			2	13	16	2	19	
tPHZ	OEA or OEB	A or B	2	8	11	2	15	ns
tPLZ			2	10	14	2	17	
tPHL	LE	ERR	1.5	5	7	1.5	9	ns
tPLH	CLR	ERR	1.5	11	13	1.5	15	ns
tPLH	OEA	PARITY	1.5	10	13	1.5	15	ns
tPHL			1.5	10	13	1.5	16	
tPLH	Bi/PARITY	ERR	1.5	15	18	1.5	20	ns
tPHL			1.5	10	13	1.5	15	

2


BiCMOS Circuits

PARAMETER MEASUREMENT INFORMATION




SWITCH POSITION TABLE


TEST	S1
t _{PLH}	Open
t _{PHL}	Open
t _{PZH}	Open
t _{PZL}	Closed
t _{PHZ}	Open
t _{PLZ}	Closed



LOAD CIRCUIT 1 ALL OUTPUTS EXCEPT FOR ERROR FLAG




VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES




VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES

LOAD CIRCUIT 2 ERROR FLAG OUTPUT



VOLTAGE WAVEFORMS
PULSE DURATIONS



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS

- NOTES: A. C_L includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z₀ = 50 Ω, t_r ≤ 2.5 ns, t_f ≤ 2.5 ns.
D. The outputs are measured one at a time with one input transition per measurement.


FIGURE 1

SN74BCT29861A, SN74BCT29862A 10-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

D3161, NOVEMBER 1988—REVISED JULY 1989

- BiCMOS Design Substantially Reduces Standby Current
- Functionally Equivalent to Am29861A, Am29862A, 'ALS29861, and 'ALS29862
- Choice of True ('BCT29861A) or Inverting ('BCT29862A) Logic
- Power-Up High-Impedance State
- Package Options Include Plastic "Small Outline" Packages and Standard Plastic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

DW OR NT PACKAGE
(TOP VIEW)



description

These 10-bit bus transceivers are designed for asynchronous two-way communication between data buses. The control function implementation allows for maximum flexibility in timing.

These devices allow data transmission from the A bus to the B bus or from the B bus to the A bus, depending upon the logic levels at the enable inputs ($\overline{\text{GBA}}$ and $\overline{\text{GAB}}$).

The outputs are in the high-impedance state during power-up and power-down conditions. The outputs remain in the high-impedance state while the device is powered-down.


The SN74BCT29861A and SN74BCT29862A are characterized for operation from 0°C to 70°C.

FUNCTION TABLE


INPUTS		OPERATION	
$\overline{\text{GAB}}$	$\overline{\text{GBA}}$	'BCT29861A	'BCT29862A
L	H	A to B	$\overline{\text{A}}$ to B
H	L	B to A	$\overline{\text{B}}$ to A
H	H	Isolation	Isolation
L	L	Latch A and B (A = B)	Latch A and B (A = $\overline{\text{B}}$)

SN74BCT29861A
10-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS

logic symbol†



logic diagram (positive logic)




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

2


BICMOS Circuits

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



SN74BCT29861A, SN74BCT29862A
10-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	7 V
Input voltage (all inputs and I/O ports)	5.5 V
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

recommended operating conditions

	MIN	NOM	MAX	UNIT
V_{CC} Supply voltage	4.5	5	5.5	V
V_{IH} High-level input voltage	2			V
V_{IL} Low-level input voltage			0.8	V
I_{OH} High-level output current			-24	mA
I_{OL} Low-level output current			48	mA
T_A Operating free-air temperature	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
V_{IK}	$V_{CC} = 4.5 V, I_I = -18 mA$			-1.2	V
V_{OH}	$V_{CC} = 4.5 V, I_{OH} = -15 mA$			2.4	V
				2	
V_{OL}	$V_{CC} = 4.5 V, I_{OL} = 48 mA$		0.35	0.5	V
I_I	$V_{CC} = 5.5 V, V_I = 5.5 V$			0.1	mA
I_{IH}	Control inputs			20	μA
	A or B port [‡]	$V_{CC} = 5.5 V, V_I = 2.7 V$		20	
I_{IL}	Control inputs			-0.2	mA
	A or B port [‡]	$V_{CC} = 5.5 V, V_I = 0.4 V$		-0.2	
$I_{O(off)}^{\S}$	$V_{CC} = 0, V_O = 2.9 V$			0.1	mA
I_{OS}^{\P}	$V_{CC} = 5.5 V, V_O = 0$	-75		-250	mA
I_{CC}	$V_{CC} = 5.5 V,$	Outputs high	18	30	mA
		Outputs low	30	45	
		Outputs disabled	6.5	12	

[†] All typical values are at $V_{CC} = 5 V, T_A = 25^\circ C$.

[‡] For I/O ports, the parameters I_{IH} and I_{IL} include the offstate output current.

[§] $I_{O(off)}$ = Power-off bus leakage current.

[¶] Not more than one output should be shorted at a time and duration of the short circuit should not exceed 1 second.

2
BICMOS Circuits



SN74BCT29861A, SN74BCT29862A
10-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SN74BCT29861A switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = 0°C to 70°C		UNIT
			MIN	TYP	MAX	MIN	MAX	
t _{PLH}	A or B	B or A	1.5	5	7	1	8	ns
t _{PHL}			1.5	5	7	1	8	
t _{PZH}	G _A B or G _B A	A or B	2	7	10	2	11	ns
t _{PZL}			2	9	12	2	13	
t _{PHZ}	G _A B or G _B A	A or B	2	6	9	2	10	ns
t _{PLZ}			2	6	9	2	10	

SN74BCT29862A switching characteristics (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = 0°C to 70°C		UNIT
			MIN	TYP	MAX	MIN	MAX	
t _{PLH}	A or B	B or A	1.5	5	8	1	9	ns
t _{PHL}			1.5	5	7	1	8	
t _{PZH}	G _A B or G _B A	A or B	2	7	10	2	11	ns
t _{PZL}			2	9	12	2	13	
t _{PHZ}	G _A B or G _B A	A or B	2	6	9	2	10	ns
t _{PLZ}			2	6	9	2	10	

2

BiCMOS Circuits



SN74BCT29861A, SN74BCT29862A
10-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

PARAMETER MEASUREMENT INFORMATION



SWITCH POSITION TABLE

TEST	S1
t_{PLH}	Open
t_{PHL}	Open
t_{PZH}	Open
t_{PZL}	Closed
t_{PHZ}	Open
t_{PLZ}	Closed



NOTES: A. C_L includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

C. All input pulses are supplied by the generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.

FIGURE 1. SWITCHING CHARACTERISTICS

SN74BCT29863A, SN74BCT29864A 9-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

D3162, NOVEMBER 1988—REVISED FEBRUARY 1989

- **BICMOS Design Substantially Reduces Standby Current**
- **Functionally Equivalent to Am29863A, Am29864A, 'ALS29863, and 'ALS29864**
- **Choice of True ('BCT29863A) or Inverting ('BCT29864A) Logic**
- **Power-Up High-Impedance State**
- **Package Options Include Plastic "Small Outline" Packages and Standard Plastic 300-mil DIPs**
- **Dependable Texas Instruments Quality and Reliability**



description

These 9-bit bus transceivers are designed for asynchronous two-way communication between data buses. The control function implementation allows for maximum flexibility in timing.

These devices allow data transmission from the A bus to the B bus or from the B bus to the A bus, depending upon the logic levels at the enable inputs ($\overline{\text{GBA1}}$, $\overline{\text{GBA2}}$, $\overline{\text{GAB1}}$, and $\overline{\text{GAB2}}$).

The outputs are in the high-impedance state during power-up and power-down conditions. The outputs remain in the high-impedance state while the device is powered-down.

The SN74BCT29863A and SN74BCT29864A are characterized for operation from 0°C to 70°C.



FUNCTION TABLE

ENABLE INPUTS				OPERATION	
$\overline{\text{GAB1}}$	$\overline{\text{GAB2}}$	$\overline{\text{GBA1}}$	$\overline{\text{GBA2}}$	'BCT29863A	'BCT29864A
L	L	L	L	Latch A and B	Latch A and B
L	L	H	X	A to B	A to $\overline{\text{B}}$
L	L	X	H	B to A	B to $\overline{\text{A}}$
H	X	L	L	B to A	B to $\overline{\text{A}}$
X	H	L	L	B to A	B to $\overline{\text{A}}$
H	X	H	X	Isolation	Isolation
H	X	X	H		
X	H	X	H		
X	H	H	X		

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.


Copyright © 1989, Texas Instruments Incorporated




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74BCT29863A
9-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS

logic symbol†




logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


SN74BCT29864A
9-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



SN74BCT29863A, SN74BCT29864A
9-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	7 V
Input voltage (all inputs and I/O ports)	5.5 V
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

recommended operating conditions

	MIN	NOM	MAX	UNIT
V_{CC} Supply voltage	4.5	5	5.5	V
V_{IH} High-level input voltage	2			V
V_{IL} Low-level input voltage			0.8	V
I_{OH} High-level output current			-24	mA
I_{OL} Low-level output current			48	mA
T_A Operating free-air temperature	0		70	°C

2

BICMOS Circuits

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP†	MAX	UNIT	
V_{IK}		$V_{CC} = 4.5 V, I_I = -18 mA$			-1.2	V	
V_{OH}		$V_{CC} = 4.5 V, I_{OH} = -15 mA$	2.4			V	
		$I_{OH} = -24 mA$	2				
V_{OL}		$V_{CC} = 4.5 V, I_{OL} = 48 mA$		0.35	0.5	V	
I_I		$V_{CC} = 5.5 V, V_I = 5.5 V$			0.1	mA	
I_{IH}	Control inputs	$V_{CC} = 5.5 V, V_I = 2.7 V$			20	μA	
	A or B port‡				20		
I_{IL}	Control inputs	$V_{CC} = 5.5 V, V_I = 0.4 V$			-0.2	mA	
	A or B port‡				-0.2		
$I_{O(off)}^{\S}$		$V_{CC} = 0, V_O = 2.9 V$			0.1	mA	
I_{OS}^{\P}		$V_{CC} = 5.5 V, V_O = 0$	-75		-250	mA	
I_{CC}		$V_{CC} = 5.5 V$	Outputs high	18	30	mA	
			Outputs low		30		45
			Outputs disabled	6.5	12		

† All typical values are at $V_{CC} = 5 V, T_A = 25^\circ C$.

‡ For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

§ $I_{O(off)}$ = Power-off bus leakage current.

¶ Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.



SN74BCT29863A, SN74BCT29864A
9-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SN74BCT29863A switching characteristics

PARAMETER	FROM (INPUT)	TO (OUTPUT)	VCC = 5 V, CL = 50 pF, R1 = 500 Ω, R2 = 500 Ω, TA = 25°C			VCC = 4.5 V to 5.5 V, CL = 50 pF, R1 = 500 Ω, R2 = 500 Ω, TA = 0°C to 70°C		UNIT
			MIN	TYP	MAX	MIN	MAX	
tPLH	A or B	B or A	1	5	7	1	8	ns
tPHL			1	5	7	1	8	
tPZH	$\overline{\text{GAB}}$ or $\overline{\text{GBA}}$	A or B	2	7	10	2	11	ns
tPZL			2	9	12	2	13	
tPHZ	$\overline{\text{GAB}}$ or $\overline{\text{GBA}}$	A or B	2	6	9	2	10	ns
tPLZ			2	6	9	2	10	

SN74BCT29864A switching characteristics


PARAMETER	FROM (INPUT)	TO (OUTPUT)	VCC = 5 V, CL = 50 pF, R1 = 500 Ω, R2 = 500 Ω, TA = 25°C			VCC = 4.5 V to 5.5 V, CL = 50 pF, R1 = 500 Ω, R2 = 500 Ω, TA = 0°C to 70°C		UNIT
			MIN	TYP	MAX	MIN	MAX	
tPLH	A or B	B or A	1	5	8	1	9	ns
tPHL			1	5	7	1	8	
tPZH	$\overline{\text{GAB}}$ or $\overline{\text{GBA}}$	A or B	2	7	10	2	11	ns
tPZL			2	9	12	2	13	
tPHZ	$\overline{\text{GAB}}$ or $\overline{\text{GBA}}$	A or B	2	6	9	2	10	ns
tPLZ			2	6	9	2	10	

2

BICMOS Circuits

SN74BCT29863A, SN74BCT29864A
9-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS


PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT

SWITCH POSITION TABLE

TEST	S1
t _{PLH}	Open
t _{PHL}	Open
t _{PZH}	Open
t _{PZL}	Closed
t _{PHZ}	Open
t _{PLZ}	Closed



VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by the generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_r ≤ 2.5 ns, t_f ≤ 2.5 ns.

FIGURE 1. SWITCHING CHARACTERISTICS

BiCMOS Circuits

Preliminary Data Sheets

2

BiCMOS Circuits




SN64BCT540 OCTAL BUFFER AND LINE DRIVER WITH 3-STATE OUTPUTS

D3253, FEBRUARY 1989

- **State of the Art BiCMOS Design Significantly Reduces ICCZ**
- **3-State Inverting Outputs Drive Bus Lines or Buffer Memory Address Registers**
- **High-Impedance State During Power Up and Power Down**
- **P-N-P Inputs Reduce D-C Loading**
- **Data Flow-Through Pinout (All Inputs on Opposite Side from Outputs)**
- **Package Options Include Plastic "Small Outline" Packages and Standard Plastic 300-mil DIPs**
- **Dependable Texas Instruments Quality and Reliability**

SN64BCT540 ... DW OR N PACKAGE
(TOP VIEW)



description

This octal buffer and line driver is designed to have the performance of the popular SN64BCT240 series and, at the same time, offer a pinout with inputs and outputs on opposite sides of the package. This arrangement greatly enhances printed circuit board layout.

The three-state control gate is a 2-input NOR gate so that if either $\bar{G}1$ or $\bar{G}2$ is high, all eight outputs are in the high-impedance state.

The outputs are in a high-impedance state during power up and power down while the supply voltage is less than approximately 3 V.


The SN64BCT540 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE

INPUTS			OUTPUT
$\bar{G}1$	$\bar{G}2$	A	Y
L	L	L	H
L	L	H	L
H	X	X	Z
X	H	X	Z

Z = High Impedance


logic symbol†



† This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.

SN64BCT540 OCTAL BUFFER AND LINE DRIVER WITH 3-STATE OUTPUTS

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V_{CC}	-0.5 V to 7 V
Input voltage	-0.5 V to 7 V
Voltage applied to any output in the disabled or power-off state	-0.5 V to 5.5 V
Voltage applied to any output in the high state	-0.5 V to V_{CC}
Current into any output in the low state	128 mA
Operating free-air temperature range	-40°C to 85°C
Storage temperature range	-65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

	MIN	NOM	MAX	UNIT
V_{CC} Supply voltage	4.5	5	5.5	V
V_{IH} High-level input voltage	2			V
V_{IL} Low-level input voltage			0.8	V
I_{IK} Input clamp current			-18	mA
I_{OH} High-level output current			-15	mA
I_{OL} Low-level output current			64	mA
T_A Operating free-air temperature	-40		85	°C

SN64BCT540

OCTAL BUFFER AND LINE DRIVER WITH 3-STATE OUTPUTS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†		MIN	TYP‡	MAX	UNIT
V _{IK}	V _{CC} = 4.5 V,	I _I = -18 mA			-1.2	V
V _{OH}	V _{CC} = 4.5 V	I _{OH} = -3 mA	2.4	3.3		V
		I _{OH} = -15 mA	2	3.1		
V _{OL}	V _{CC} = 4.5 V	I _{OL} = 64 mA	0.42	0.55		V
I _{OZH}	V _{CC} = 0 to 5.5 V,	V _O = 2.7 V			50	μA
I _{OZL}	V _{CC} = 0 to 5.5 V,	V _O = 0.5 V			-50	μA
I _{OZ}	\bar{G} at 0.8 V, V _O = 2.7 V or 0.5 V	V _{CC} = 0 to 2.35 V (power up)			±50	μA
		V _{CC} = 2 V to 0 (power down)			±50	
I _I	V _{CC} = 5.5 V,	V _I = 7 V			0.1	mA
I _{IH}	V _{CC} = 5.5 V,	V _I = 2.7 V			20	μA
I _{IL}	V _{CC} = 5.5 V,	V _I = 0.5 V			-0.6	mA
I _{OS} §	V _{CC} = 5.5 V,	V _O = 0	-100		-225	mA
I _{CCL}	V _{CC} = 5.5 V			45	71	mA
I _{CCH}	V _{CC} = 5.5 V			20	30	mA
I _{CCZ}	V _{CC} = 5.5 V			3	6	mA
C _i	V _{CC} = 5 V,	V _I = 2.5 V or 0.5 V		5		pF
C _o	V _{CC} = 5 V,	V _I = 2.5 V or 0.5 V		10		

switching characteristics

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = MIN to MAX†		UNIT
			MIN	TYP	MAX	MIN	MAX	
t _{PLH}	A	Y	2.5	4.1	5.8	1.9	7.2	ns
t _{PHL}			0.6	1.9	3.5	0.3	4.5	
t _{PZH}	\bar{G}	Y	4.8	6.8	8.9	4.1	10.4	ns
t _{PZL}			6	8	10	5.3	11.8	
t _{PHZ}	\bar{G}	Y	3.5	5.7	7.8	2.7	9.4	ns
t _{PLZ}			3.8	5.5	7.4	3.5	8.9	


† For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

‡ All typical values are at V_{CC} = 5 V, T_A = 25°C.

§ Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.


SN64BCT540
OCTAL BUFFER AND LINE DRIVER WITH 3-STATE OUTPUTS

PARAMETER MEASUREMENT INFORMATION




SWITCH POSITION TABLE

TEST	S1
t _{PLH}	Open
t _{PHL}	Open
t _{PZH}	Open
t _{PZL}	Closed
t _{PHZ}	Open
t _{PLZ}	Closed



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS

NOTES: A. C_L includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

C. All input pulses are supplied by the generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_r ≤ 2.5 ns, t_f ≤ 2.5 ns.

D. The outputs are measured one at a time with one transition per measurement.

FIGURE 1. SWITCHING CHARACTERISTICS

SN54BCT544, SN74BCT544 OCTAL REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS

D3317, NOVEMBER 1988

- 3-State True Outputs
- Back-to-Back Registers for Storage
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers and Standard Plastic and Ceramic 300-mil DIPs

description

The 'BCT544 octal transceiver contains two sets of D-type latches for temporary storage of data flowing in either direction. Separate Latch Enable (\overline{LEAB} or \overline{LEBA}) and Output Enable (\overline{GAB} or \overline{GBA}) inputs are provided for each register to permit independent control in either direction of data flow. For the SN54BCT544 and SN74BCT544 respectively, the A outputs are characterized to sink 20 or 24 mA while the B outputs are characterized for 48 or 64 mA. The 'BCT544 inverts data in both directions.

The A-to-B Enable (\overline{CEAB}) input must be low in order to enter data from A or to output data from B. Having \overline{CEAB} low and \overline{LEAB} low makes the A-to-B latches transparent; a subsequent low-to-high transition of \overline{LEAB} puts the A latches in the storage mode. With \overline{CEAB} and \overline{GAB} both low, the 3-state B outputs are active and reflect the data present at the output of the A latches. Data flow from B to A is similar, but requires using the \overline{CEBA} , \overline{LEBA} , and \overline{GBA} inputs.

The SN54BCT544 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74BCT544 is characterized for operation from 0°C to 70°C .

FUNCTION TABLE


INPUTS			LATCH STATUS	OUTPUT BUFFERS
\overline{CEAB}	\overline{LEAB}	\overline{GAB}	A to B [†]	B1 THRU B8
H	X	X	Storing	High Z
X	H		Storing	
X		H		High Z
L	L	L	Transparent	Current \overline{A} Data
L	H	L	Storing	Previous [‡] \overline{A} Data

[†] A-to-B data flow is shown; B-to-A flow control is the same except uses \overline{CEBA} , \overline{LEBA} , and \overline{GBA} .

[‡] Before low-to-high transition of \overline{LEAB} .


SN54BCT544 ... JT PACKAGE
SN74BCT544 ... DW OR NT PACKAGE

(TOP VIEW)



SN54BCT544 ... FK PACKAGE

(TOP VIEW)



NC—No internal connection

2

BiCMOS Circuits

PRODUCT PREVIEW documents contain information on products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

Copyright © 1989, Texas Instruments Incorporated


TEXAS
INSTRUMENTS

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

2-147


SN54BCT544, SN74BCT544 OCTAL REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



Pin numbers shown are for DW, JT, and NT packages.

2

BICMOS Circuits

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage, V_{CC}	-0.5 V to 7 V
Input voltage, (see Note 1)	-0.5 V to 7 V
Voltage applied to any output in the disabled or power-off state	-0.5 V to 5.5 V
Voltage applied to any output in the high state	-0.5 V to V_{CC}
Input clamp current	-30 mA
Current into any output in the low state: SN54BCT544	96 mA
SN74BCT544	128 mA
Operating free-air temperature range: SN54BCT544	-55°C to 125°C
SN74BCT544	0°C to 70°C
Storage temperature range	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input negative voltage rating may be exceeded if the input clamp current rating is observed.

SN54BCT544, SN74BCT544
OCTAL REGISTERED TRANSCEIVERS
WITH 3-STATE OUTPUTS

recommended operating conditions

		SN54BCT544			SN74BCT544			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V _{IH}	High-level input voltage	2			2			V
V _{IL}	Low-level input voltage			0.8			0.8	V
I _{IK}	Input clamp current			-18			-18	mA
I _{OH}	High-level output current			-12			-15	mA
I _{OL}	Low-level output current			48			64	mA
T _A	Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range
(unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54BCT544			SN74BCT544			UNIT
		MIN	TYP†	MAX	MIN	TYP†	MAX	
V _{IK}	V _{CC} = 4.5 V, I _I = -18 mA			-1.2			-1.2	V
V _{OH}	V _{CC} = 4.5 V	I _{OH} = -3 mA	2.4	3.3		2.4	3.3	V
		I _{OH} = -12 mA	2	3.2				
		I _{OH} = -15 mA				2	3.1	
V _{OH}	V _{CC} = 4.5 V	I _{OH} = 48 mA		0.38	0.55			V
		I _{OL} = 64 mA				0.42	0.55	
I _{OZH}	V _{CC} = 5.5 V, V _O = 2.7 V			50			50	μA
I _{OZL}	V _{CC} = 5.5 V, V _O = 0.5 V			-50			-50	μA
I _I	V _{CC} = 5.5 V, V _I = 7 V			0.6			0.6	mA
I _{IH}	V _{CC} = 5.5 V, V _I = 2.7 V			20			20	μA
I _{IL}	V _{CC} = 5.5 V, V _I = 0.5 V			-0.6			-0.6	mA
I _{OS} ‡	V _{CC} = 5.5 V, V _O = 0	-100		-225	-100		-225	mA
I _{CCL}	V _{CC} = 5.5 V							mA
I _{CCH}	V _{CC} = 5.5 V							mA
I _{CCZ}	V _{CC} = 5.5 V							mA

† All typical values are at V_{CC} = 5 V, T_A = 25°C.

‡ Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.

SN54BCT544, SN74BCT544
OCTAL REGISTERED TRANSCEIVERS
WITH 3-STATE OUTPUTS

timing requirements

		VCC = 5 V, TA = 25°C		VCC = 4.5 V to 5.5 V, TA = MIN to MAX†				UNIT
		'BCT544		SN54BCT544		SN74BCT544		
		MIN	MAX	MIN	MAX	MIN	MAX	
t _{SU}	Setup time, data before latch enable	High or low						ns
t _H	Hold time, data after latch enable	High or low						ns

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	VCC = 5 V, CL = 50 pF, R1 = 500 Ω, R2 = 500 Ω, TA = 25°C			VCC = 4.5 V to 5.5 V, CL = 50 pF, R1 = 500 Ω, R2 = 500 Ω, TA = MIN to MAX*				UNIT
			'BCT544			SN54BCT544		SN74BCT544		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	A or B	B or A							ns	
t _{PHL}										
t _{PLH}	LEB \bar{A}	A						ns		
t _{PHL}										
t _{PLH}	LEAB	B						ns		
t _{PHL}										
t _{PZH}	\bar{G} or CE	A or B						ns		
t _{PZL}										
t _{PHZ}	\bar{G} or CE	A or B						ns		
t _{PLZ}										

† For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.


2

BICMOS Circuits






SN54BCT544, SN74BCT544
OCTAL REGISTERED TRANSCEIVERS
WITH 3-STATE OUTPUTS

PARAMETER MEASUREMENT INFORMATION



SWITCH POSITION TABLE

TEST	S1
t_{PLH}	Open
t_{PHL}	Open
t_{PZH}	Open
t_{PZL}	Closed
t_{PHZ}	Open
t_{PLZ}	Closed



- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by the generators having the following characteristics: $PRR \leq 10$ MHz, $Z_0 = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.
 D. The outputs are measured one at a time with one transition per measurement.

FIGURE 1. SWITCHING CHARACTERISTICS

SN54BCT756, SN74BCT756 OCTAL BUFFERS AND LINE DRIVERS WITH OPEN-COLLECTOR OUTPUTS

JULY 1989


- Open-Collector Version of BCT240
- Open-Collector Outputs Drive Bus Lines or Buffer Memory Address Registers
- ESD Protection Exceeds 2000 V per MIL-STD-883C Method 3015
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

description


These octal buffers and line drivers are designed specifically to improve both the performance and density of three-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters by eliminating the need for 3-state overlap protection. Taken together with the BCT757 and the BCT760, these devices provide the choice of selected combinations of inverting outputs, symmetrical \bar{G} (active-low input control) inputs, and complimentary G and \bar{G} inputs.

The SN54BCT756 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74BCT756 is characterized for operation from 0°C to 70°C .

SN54BCT756 ... J PACKAGE
SN74BCT756 ... DW OR N PACKAGE
(TOP VIEW)



SN54BCT756 ... FK PACKAGE
(TOP VIEW)



FUNCTION TABLE

OUTPUT CONTROL	DATA INPUT	OUTPUT
$1\bar{G}, 2\bar{G}$	A	Y
L	H	L
L	L	H
H	X	Z


2

BICMOS Circuits


PRODUCT PREVIEW documents contain information on products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

SN54BCT756, SN74BCT756
OCTAL BUFFERS AND LINE DRIVERS
WITH OPEN-COLLECTOR OUTPUTS

logic diagram (positive logic)



logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage, V_{CC}	-0.5 V to 7 V
Input voltage, V_I (see Note 1)	-0.5 V to 7 V
Input current, I_I	-30 mA to 5 mA
Voltage applied to any output in the high state	-0.5 V to 5.5 V
Current into any output in the low state: SN54BCT756	96 mA
SN74BCT756	128 mA
Operating free-air temperature range: SN54BCT756	-55°C to 125°C
SN74BCT756	0°C to 70°C
Storage temperature range	-55°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input negative-voltage ratings may be exceeded if the input clamp current rating is observed.

SN54BCT756, SN74BCT756 OCTAL BUFFERS AND LINE DRIVERS WITH OPEN-COLLECTOR OUTPUTS

recommended operating conditions

	SN54BCT756			SN74BCT756			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC} Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V _{IH} High-level input voltage	2			2			V
V _{IL} Low-level input voltage			0.8			0.8	V
I _{IK} Input clamp current			-18			-18	mA
V _{OH} High-level output voltage			5.5			5.5	V
I _{OL} Low-level output current			48			64	mA
T _A Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54BCT756			SN74BCT756			UNIT	
		MIN	TYP†	MAX	MIN	TYP†	MAX		
V _{IK}	V _{CC} = 4.5 V, I _I = -18 mA			-1.2			-1.2	V	
I _{OH}	V _{CC} = 4.5 V, V _{OH} = 5.5 V			0.1			0.1	mA	
V _{OL}	V _{CC} = 4.5 V, I _{OL} = 48 mA		0.38	0.55				V	
	V _{CC} = 4.5 V, I _{OL} = 64 mA					0.42	0.55		
I _I	V _{CC} = 5.5 V, V _I = 5.5 V			0.1			0.1	mA	
I _{IH}	V _{CC} = 5.5 V, V _I = 2.7 V			20			20	μA	
I _{IL}	V _{CC} = 5.5 V, V _I = 0.5 V			-1			-1	mA	
I _{CC}	V _{CC} = 5.5 V, Outputs open	Outputs high		21	33		21	33	μA
		Outputs low		48	76		48	76	
C _I	V _{CC} = 5 V, V _I = 2.5 V or 0.5 V		6				6	pF	
C _O	V _{CC} = 5 V, V _I = 2.5 V or 0.5 V		10				10	pF	


† All typical values are at V_{CC} = 5 V, T_A = 25°C.

'BCT756 switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R _L = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R _L = 500 Ω, T _A = MIN to MAX‡				UNIT
			'BCT756			SN54BCT756		SN74BCT756		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	Any A	Y	8							ns
t _{PHL}			4.3							
t _{PLH}	Any \bar{G}	Y	13							ns
t _{PHL}			6.2							

‡ For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

PARAMETER MEASUREMENT INFORMATION



- NOTES: A. C_L includes probe and jig capacitance.
 B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.
 C. The outputs are measured one at a time with one input transition per measurement.

FIGURE 1. SWITCHING CHARACTERISTICS

SN54BCT8244, SN74BCT8244 SCAN TEST DEVICE WITH OCTAL BUFFER

AUGUST 1989

2

BICMOS Circuits

- Device is a member of Texas Instruments SCOPE™ Family of Testability Products
- Octal Test Integrated Circuit
- Compatible with the Proposed IEEE P1149.1 Serial Test Bus
- Functionally Equivalent to 54/74F244 and 54/74BCT244 in the Normal Function Mode
- Implements Optional "Test Reset" Signal on TAP by Recognizing a Double-High on TMS Pin
- Test Operation Synchronous to Test Access Port (TAP)
- 16 Test Instructions—Conforms to the Proposed JTAG Boundary Scan—Provides Data Compression of Inputs—Provides Pseudo-Random Pattern Generation from Outputs—Output Toggle Boundary Mode—Outputs to High Impedance State Mode
- Package Options Include "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300 mil DIPs

description

The SN54BCT8244 and SN74BCT8244 are members of Texas Instruments SCOPE™ testability IC family. This family of components blend test circuitry with standard logic functions to facilitate testing of complex circuit board assemblies. Scan access to the test circuitry is accomplished via the 4-wire Test Access Port (TAP) interface.


In normal mode these devices are functionally equivalent to the SN54/74F244 and SN54/74BCT244 octal buffers. In normal mode the test circuitry can be activated by the TAP to take snapshot samples of the data appearing at the device pins or to perform a self test on the boundary test cells. Activating the TAP in normal mode does not affect the functional operation of the SCOPE octal buffers.

In test mode the normal operation of the SCOPE octal buffer is inhibited and the test circuitry is enabled to observe and control the device's I/O boundary. When enabled, the test circuitry can perform boundary scan test operations as described in the proposed JTAG/P1149.1 specification. Additionally, the test circuitry can perform other testing functions such as: parallel signature analysis on data inputs and pseudo-random pattern generation from data outputs. All testing and scan operations are synchronized to the TAP interface.

The SN54BCT8244 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74BCT8244 is characterized for operation from 0°C to 70°C.


SN54BCT8244 ... JT PACKAGE
SN74BCT8244 ... DW OR NT PACKAGE

(TOP VIEW)



SN54BCT8244 ... FK PACKAGE

(TOP VIEW)



SCOPE™ is a trademark of Texas Instruments Incorporated.


PRODUCT PREVIEW documents contain information on products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

Copyright © 1989, Texas Instruments Incorporated



SN54BCT8244, SN74BCT8244
SCAN TEST DEVICE WITH OCTAL BUFFER

functional block diagram



FUNCTION TABLE

OUTPUT CONTROL	DATA INPUT	OUTPUT
$1\bar{G}, 2\bar{G}$	A	Y
H	X	Z
L	L	L
L	H	H

SN54BCT8244, SN74BCT8244
SCAN TEST DEVICE WITH OCTAL BUFFER

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V _{CC}	-0.5 V to 7 V
Input voltage	-0.5 V to 7 V
Voltage applied to any output in the disabled or power-off state	-0.5 V to 5.5 V
Voltage applied to any output in the high state	-0.5 V to V _{CC}
Current into any output in the low state: SN54BCT8244	96 mA
SN74BCT8244	128 mA
Operating free-air temperature range: SN54BCT8244	-55°C to 125°C
SN74BCT8244	0°C to 70°C
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		SN54BCT8244			SN74BCT8244			UNIT		
		MIN	NOM	MAX	MIN	NOM	MAX			
V _{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V		
V _{IH}	High-level input voltage	2		5.5	2		5.5	V		
V _{IHH}	Double high-level input voltage		TMS	10.25	10.50	10.75	10.25	10.50	10.75	V
V _{IL}	Low-level input voltage					0.8			0.8	V
I _{IK}	Input clamp current					-18			-18	mA
I _{OH}	High-level output current					-12			-15	mA
I _{OL}	Low-level output current					48			64	mA
T _A	Operating free-air temperature			-55		125		0	70	°C

2

BICMOS Circuits



SN54BCT8244, SN74BCT8244
SCAN TEST DEVICE WITH OCTAL BUFFER

**electrical characteristics over recommended operating free-air temperature range
(unless otherwise noted)**

PARAMETER	TEST CONDITIONS	SN54BCT8244			SN74BCT8244			UNIT
		MIN	TYP†	MAX	MIN	TYP†	MAX	
V _{IK}	V _{CC} = 4.5 V, I _I = -18 mA			-1.2			-1.2	V
V _{OH}	V _{CC} = 4.5 V, I _{OH} = -3 mA	2.4	3.3		2.4	3.3		V
	V _{CC} = 4.5 V, I _{OH} = -12 mA	2	3.2					V
	V _{CC} = 4.5 V, I _{OH} = -15 mA				2	3.1		V
V _{OL}	V _{CC} = 4.5 V, I _{OL} = 48 mA		0.38	0.55				V
	V _{CC} = 4.5 V, I _{OL} = 64 mA				0.42	0.55		V
I _I	V _{CC} = 5.5 V, V _I = 5.5 V			0.1			0.1	mA
I _{IH}	V _{CC} = 5.5 V, V _I = 2.7 V			20			20	μA
I _{IHH}	TMS			V _{CC} = 5.5 V, V _I = 10.50 V			1	mA
I _{IL}	V _{CC} = 5.5 V, V _I = 0.5 V			-1			-1	mA
I _{OZH}	V _{CC} = 5.5 V, V _O = 2.7 V			50			50	μA
I _{OZL}	V _{CC} = 5.5 V, V _O = 0.5 V			-50			-50	μA
I _{OS} ‡	V _{CC} = 5.5 V, V _O = 0			-100			-225	mA
I _{CC}	V _{CC} = 5.5 V, Outputs open	Outputs high		5.5			5.5	mA
		Outputs low		52			52	mA
		Outputs disabled		2.3			2.3	mA
C _i	V _{CC} = 5.0 V, V _I = 2.5 V or 0.5 V							pF
C _o	V _{CC} = 5.0 V, V _O = 2.5 V or 0.5 V							pF

† All typical values are at V_{CC} = 5 V, T_A = 25°C.

‡ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

2

BiCMOS Circuits

SN54BCT8244, SN74BCT8244
SCAN TEST DEVICE WITH OCTAL BUFFER

'BCT8244 switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = MIN to MAX†			UNIT	
			'BCT8244			SN54BCT8244		SN74BCT8244		
			MIN	TYP	MAX	MIN	MAX	MIN		MAX
f _{max}	TCK		20						MHz	
t _{PLH}	ANY A	Y	5.9						ns	
t _{PHL}	ANY A	Y	6.5						ns	
t _{PLH}	TCK ↓	Y	11.5						ns	
t _{PHL}	TCK ↓	Y	11						ns	
t _{PLH}	TCK ↓	TDO	9.8						ns	
t _{PHL}	TCK ↓	TDO	9.7						ns	
t _{PZH}	ANY \bar{G}	Y	5.5						ns	
t _{PZH}	TCK ↓	Y	13						ns	
t _{PZH}	TCK ↓	TDO	8						ns	
t _{PZL}	ANY \bar{G}	Y	7.7						ns	
t _{PZL}	TCK ↓	Y	14						ns	
t _{PZL}	TCK ↓	TDO	9.2						ns	
t _{PHZ}	ANY \bar{G}	Y	7						ns	
t _{PHZ}	TCK ↓	Y	13						ns	
t _{PHZ}	TCK ↓	TDO	7						ns	
t _{PLZ}	ANY \bar{G}	Y	6.7						ns	
t _{PLZ}	TCK ↓	Y	13						ns	
t _{PLZ}	TCK ↓	TDO	7.8						ns	

† For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

NOTE 1: See General Information for load circuits and waveforms.

2

BICMOS Circuits



SN54BCT8244, SN74BCT8244
SCAN TEST DEVICE WITH OCTAL BUFFER

timing requirements (see Note 1)

		V _{CC} = 5 V, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, T _A = MIN to MAX†				UNIT
		'BCT8244			SN54BCT8244		SN74BCT8244		
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f _{clock}	TCK	0							MHz
t _w	Pulse duration TCK high or low								ns
t _{su}	Setup time, TMS before TCK ↑	9							ns
t _{su}	Setup time, TDI before TCK ↑	9							ns
t _{su}	Setup time, Any A before TCK ↑	9							ns
t _{su}	Setup time, Any G before TCK ↑	9							ns
t _h	Hold time, TMS after TCK ↑	5							ns
t _h	Hold time, TDI after TCK ↑	5							ns
t _h	Hold time, Any A after TCK ↑	5							ns
t _h	Hold time, Any G after TCK ↑	5							ns
t _{pu}	Wait time, power-up to TCK ↑	100							ns

† For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

NOTE 1: See General Information for load circuits and waveforms.

2
BiCMOS Circuits






FIGURE 1. TAP STATE DIAGRAM

functional description

JTAG test information is conveyed by means of a 4-wire test bus. Test commands, test data, circuit state control instructions and synchronous control signals are all passed along the 4-wire bus. The function of the TAP is to extract the state control information and synchronous control signals from the 4-wire test bus, and generate the appropriate on-chip control signals for the JTAG test structures on the device. To accomplish this, the TAP cell monitors two signals from the 4-wire test bus—TCK (the JTAG Test Clock) and TMS (the JTAG Test Mode Select line). The functional block diagram on page 2 illustrates the JTAG 4-wire test bus and boundary scan architecture, and the relationship between the TAP cell, the 4-wire bus, and the various boundary scan test elements.

architectural elements

boundary scan register BSR0–BSR17

The boundary scan register contains eighteen (18) bits—one for each functional input or output pin of the device. FIGURE 2 illustrates the order of bits in the boundary scan register scan path. The boundary scan registers allow for board interconnect testing, defining conditions at the device logic periphery, and sampling data on the functional input or output pins without disturbing normal device operations.




FIGURE 2. BOUNDARY SCAN REGISTER ORDER OF SCAN

bypass register

The bypass register contains one (1) bit for use when the device is in the bypass scan mode as defined in TABLE 3. FIGURE 3 illustrates the flow through the bypass register. This register provides a short one bit scan path through the device rather than scanning through the eighteen bit boundary scan register path. This is especially useful for decreasing test access times to a particular device on a board with several JTAG compatible devices which are not required for a specific test.




FIGURE 3. BYPASS REGISTER ORDER OF SCAN

test data register

The test data register contains two (2) bits used to control test operations occurring at the boundary. FIGURE 4 illustrates the order of bits in the test data register scan path.




FIGURE 4. TEST DATA REGISTER ORDER OF SCAN

In addition to the boundary test instructions shown in TABLE 3, additional test operations shown in TABLE 1 can be performed when the run test opcode is installed in the instruction register. These test operations include: pseudo-random pattern generation (PRPG) and parallel signature analysis (PSA) as shown in TABLE 1, when the run test opcode is installed in the instruction register.

TABLE 1. RUN TEST OPCODES

OPCODE MSB → LSB	TEST
00	SAMPLE INPUTS/TOGGLE OUTPUTS
01	PRPG/16-BIT MODE
10	PSA/16-BIT MODE
11	SIMULTANEOUS PRPG AND PSA/8 BIT MODE

2 BICMOS Circuits

example

In order to implement the sample inputs/toggle outputs opcode from TABLE 1, a series of operations must be performed. Refer to FIGURE 1 to trace these operations through the TAP state diagram. The select-IR path is used to shift opcodes into the instruction register. The select-DR path is used to shift data into the boundary scan register or bypass register, or to shift opcodes into the test data register. To shift data or opcodes into the registers, after entering the appropriate shift-DR or shift-IR state TMS must be held low for enough TCK pulses to shift the correct number of bits into the registers.

First, the boundary read opcode (test or normal mode) must be loaded into the instruction register using the select-IR scan path, then the boundary scan registers may be initialized using the select-DR scan path. Load the test data register scan opcode (test or normal mode) into the instruction register using the select-IR scan path, then the sample inputs/toggle outputs opcode (00) may be entered into the test data register using the select-DR-scan path. Finally, the boundary run test opcode (test or normal mode) must be entered into the instruction register using the select-IR scan path. Exiting the select-IR-scan path to the run-test/idle state starts the outputs toggling. As long as the device remains in the run-test/idle state, each TCK pulse will cause the device's function outputs to toggle to the opposite state.

tap bits

Tap bit settings used for PSA and PRPG test operations are shown in TABLE 2. The use of these tap bits as well as the shift operations necessary to perform 8-bit and 16-bit PSA and PRPG test operations is described in FIGURE 5 through FIGURE 7.

TABLE 2. TAP BIT SETTINGS FOR PSA AND PRPG TEST OPERATIONS

OPERATION	MODE	TAP BITS A → Y
PSA	8-BIT	1A2, 1A3, 1A4, 2A4
	16-BIT	2A3, 1Y1, 1Y4, 2Y4
PRPG	8-BIT	1Y2, 1Y3, 1Y4, 2Y4
	16-BIT	2A3, 1Y1, 1Y4, 2Y4




FIGURE 5. 16 BIT PSA CONFIGURATION DURING RUN TEST/IDLE STATE

A PSA operation on the 8 data inputs proceeds as the 8 data outputs are held static.




FIGURE 6. 16 BIT PRPG CONFIGURATION DURING RUN TEST/IDLE STATE

A PRPG operation from the 8 data outputs proceeds while the 8 data inputs are ignored.




FIGURE 7. 8 BIT PSA AND PRPG CONFIGURATION DURING RUN TEST/IDLE STATE

Simultaneously, an 8 bit PSA operation proceeds on the 8 data inputs, while an 8 bit PRPG operation proceeds from the 8 data outputs.

instruction register

The test device instruction register is 8 bits in length. When in the Shift-IR state, data can be scanned into the register from the most significant bit (MSB) to the least significant bit (LSB) as shown in FIGURE 8. The instruction register controls the internal device structures and test operations according to the opcodes listed in TABLE 3.




FIGURE 8. INSTRUCTION REGISTER ORDER OF SCAN

instruction set

The 'BCT8244 uses the 8-bit serial instruction register as its instruction input. TABLE 3 summarizes the 8-bit opcodes and corresponding tests.

TABLE 3. OPCODES (see Note 1)

OPCODE BIT 7-BIT 0 MSB-LSB	FUNCTION
X0000000	BOUNDARY SCAN
X0000001	ID REGISTER SCAN
X0000010	SAMPLE BOUNDARY
X0000011	BOUNDARY SCAN
X0000100	BYPASS SCAN MODE
X0000101	BYPASS SCAN MODE
X0000110	CONTROL BOUNDARY TO HIGH IMPEDANCE
X0000111	CONTROL BOUNDARY TO 1/0
X0001000	BYPASS SCAN MODE
X0001001	BOUNDARY RUN TEST/TEST MODE
X0001010	BOUNDARY READ/NORMAL MODE
X0001011	BOUNDARY READ/TEST MODE
X0001100	BOUNDARY SELF TEST/NORMAL MODE
X0001101	BOUNDARY TOGGLE OUTPUTS/TEST MODE
X0001110	TEST DATA REGISTER SCAN/NORMAL MODE
X0001111	TEST DATA REGISTER SCAN/TEST MODE
ALL OTHER	BYPASS SCAN MODE

X = Parity Bit (Even Parity)

NOTE 1: If Bit 4 through Bit 6 are all 0, then Bit 0 through Bit 3 are decoded as shown in TABLE 3.

SN54BCT8244, SN74BCT8244 SCAN TEST DEVICE WITH OCTAL BUFFER

The test functions which are identified in TABLE 3 and performed by the test integrated circuits are defined as follows:

boundary scan

A boundary scan of the boundary scan register is performed according to the methodology designated by the proposed JTAG or the proposed IEEE P1149.1 specifications. This instruction performs a combination of sample boundary and control boundary to 1/0 tests as specified below.

ID register scan

The test circuit is placed in the bypass mode as defined by JTAG in the absence of an ID Register. A logic 0 is loaded into the bypass register before scanning.

sample boundary

Data appearing at the device's function inputs and outputs is sampled and scanned out the TDO pin. This operation is performed in a functional mode without disturbing normal device operations.

control boundary to high impedance

The device's function outputs are placed in the high impedance state. The bypass register is selected in the scan path. Function inputs remain operational.

control boundary to 1/0

Function inputs and outputs are controlled by the boundary register. The bypass register is selected in the scan path.

boundary run test

Test operations controlled by the test data register are performed while the device is in the idle mode. Operations performed in this mode include the following:

parallel signature analysis of inputs

Data appearing on the device's data inputs is compressed by a parallel signature analysis (PSA) operation with fixed tap bits. Data shall be compressed into sixteen bits. The initial seed value for the PSA operation should be scanned into the boundary scan register prior to performing the test operation.



pseudo-random pattern generation from outputs

A pseudo-random data pattern (PRPG) is output from the outputs of the test device. The initial seed value for the PRPG should be scanned into the data register prior to performing the test operation.

simultaneous PSA and PRPG

An 8 Bit PSA of inputs and an 8 Bit PRPG from outputs is performed simultaneously as specified above.

sample inputs/toggle outputs

The device's inputs are sampled on successive rising edges of TCK, while the device's function output pins are toggled simultaneously on successive falling edges of TCK while the device is in the idle mode. This test is intended to be used for parametric testing and pattern generation purposes. The initial pattern should be scanned into the boundary scan register prior to performing the test operation.

boundary read (test mode and normal mode)

Data is scanned in and out of the boundary scan register without first preloading the boundary condition. This function is particularly useful after a PSA operation—the results can be scanned out for review by the test controller.

test data register scan (test mode and normal mode)

The test data register is selected for scan access.

boundary self test

The boundary scan register is preloaded with the inverted contents of the latch memory elements of each boundary scan register bit. The boundary scan register is then scanned out. Prior to performing this test known data should be scanned into the boundary scan register.

boundary toggle outputs

The device's function output pins are toggled simultaneously on successive TCK clock inputs. This test is intended to be used for parametric testing and pattern generation purposes. The initial pattern should be scanned into the data register prior to performing the test operation.

bypass scan mode


The bypass register is selected in the scan path and the device is placed in the normal mode.

SN54BCT8245, SN74BCT8245 SCAN TEST DEVICE WITH OCTAL TRANSCEIVERS


MAY 1989

- Device is a member of Texas Instruments SCOPE™ Family of Testability Products
- Octal Test Integrated Circuit
- Compatible with the Proposed IEEE P1149.1 Serial Test Bus
- Functionally Equivalent to 54/74F245 and 54/74BCT245 in the Normal Function Mode
- Implements Optional "Test Reset" Signal on TAP by Recognizing a Double-High on TMS Pin
- Test Operation Synchronous to Test Access Port (TAP)
- 16 Test Instructions—Conforms to the Proposed JTAG Boundary Scan—Provides Data Compression of Inputs—Provides Pseudo-Random Pattern Generation from Outputs—Output Toggle Boundary Mode—Outputs to High Impedance State Mode
- Package Options Include "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300 mil DIPs

SN54BCT8245 ... JT PACKAGE
SN74BCT8245 ... DW OR NT PACKAGE
(TOP VIEW)



SN54BCT8245 ... FK PACKAGE
(TOP VIEW)



2
BICMOS Circuits

description

The SN54BCT8245 and SN74BCT8245 are members of Texas Instruments SCOPE™ testability IC family. This family of components blend test circuitry with standard logic functions to facilitate testing of complex circuit board assemblies. Scan access to the test circuitry is accomplished via the 4-wire Test Access Port (TAP) interface. In normal mode these devices are functionally equivalent to the SN54/74F245 and SN54/74BCT245 octal transceivers. In normal mode the test circuitry can be activated by the TAP to take snapshot samples of the data appearing at the device pins or to perform a self test on the boundary test cells. Activating the TAP in normal mode does not affect the functional operation of the SCOPE octal buffers.

In test mode the normal operation of the SCOPE octal buffer is inhibited and the test circuitry is enabled to observe and control the device's I/O boundary. When enabled, the test circuitry can perform boundary scan test operations as described in the proposed JTAG/P1149.1 specification. Additionally, the test circuitry can perform other testing functions such as: parallel signature analysis on data inputs and pseudo-random pattern generation from data outputs. All testing and scan operations are synchronized to the TAP interface.

The SN54BCT8245 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74BCT8245 is characterized for operation from 0°C to 70°C.

SCOPE™ is a trademark of Texas Instruments Incorporated.

Copyright © 1989, Texas Instruments Incorporated

PRODUCT PREVIEW documents contain information on products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54BCT8245, SN74BCT8245
 SCAN TEST DEVICE WITH OCTAL TRANSCEIVERS

NORMAL MODE FUNCTION TABLE

ENABLE G	DIRECTION CONTROL DIR	OPERATION
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation

functional block diagram (positive logic)



SN54BCT8245, SN74BCT8245
SCAN TEST DEVICE WITH OCTAL TRANSCEIVERS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V _{CC}	-0.5 V to 7 V
Input voltage	-0.5 V to 7 V
Voltage applied to any output in the disabled or power-off state	-0.5 V to 5.5 V
Voltage applied to any output in the high state	-0.5 V to V _{CC}
Current into any output in the low state: SN54BCT8245 (A1 thru A8)	40 mA
SN54BCT8245 (B1 thru B8)	96 mA
SN74BCT8245 (A1 thru A8)	48 mA
SN74BCT8245 (B1 thru B8)	128 mA
Operating free-air temperature range: SN54BCT8245	-55°C to 125°C
SN74BCT8245	0°C to 70°C
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

recommended operating conditions

		SN54BCT8245			SN74BCT8245			UNIT		
		MIN	NOM	MAX	MIN	NOM	MAX			
V _{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V		
V _{IH}	High-level input voltage	2		5.5	2		5.5	V		
V _{IHH}	Double high-level input voltage	TMS		10.25	10.50	10.75	10.25	10.50	10.75	V
V _{IL}	Low-level input voltage			0.8			0.8		V	
I _{IK}	Input clamp current			-18			-18		mA	
I _{OH}	High-level output current	A1 thru A8		-3			-3		mA	
		B1 thru B8		-12			-15		mA	
I _{OL}	Low-level output current	A1 thru A8		20			24		mA	
		B1 thru B8		48			64		mA	
T _A	Operating free-air temperature	-55		125	0		70		°C	

2

BICMOS Circuits



SN54BCT8245, SN74BCT8245
SCAN TEST DEVICE WITH OCTAL TRANSCEIVERS

**electrical characteristics over recommended operating free-air temperature range
(unless otherwise noted)**

PARAMETER	TEST CONDITIONS	SN54BCT8245		SN74BCT8245		UNIT
		MIN	TYP† MAX	MIN	TYP† MAX	
V _{IK}	V _{CC} = 4.5 V, I _I = -18 mA		-1.2		-1.2	V
V _{OH}	Any output	V _{CC} = 4.75 V, I _{OH} = -1 mA to -3 mA		2.7		V
	A1 thru A8	V _{CC} = 4.5 V	I _{OH} = -1 mA	2.5	3.4	
			I _{OH} = -3 mA	2.4	3.3	
	B1 thru B8	V _{CC} = 4.5 V	I _{OH} = -12 mA	2	3.2	
V _{OL}	A1 thru A8	V _{CC} = 4.5 V	I _{OL} = 20 mA	0.3	0.5	V
			I _{OL} = 24 mA		0.35	
	B1 thru B8	V _{CC} = 4.5 V	I _{OL} = 48 mA	0.38	0.55	
			I _{OL} = 64 mA		0.42	
I _I	D1R and \bar{G}	V _{CC} = 5.5 V	V _I = 7 V	0.1		mA
	A and B	V _{CC} = 5.5 V	V _I = 5.5 V	1		
I _{IH}	A and B	V _{CC} = 5.5 V, V _I = 2.7 V		70		μA
	other	V _{CC} = 5.5 V, V _I = 2.7 V		20		
I _{IHH}	TMS	V _{CC} = 5.5 V, V _I = 10.50 V		1		mA
I _{IL}	A and B	V _{CC} = 5.5 V, V _I = 0.5 V		-0.65		
	other	V _{CC} = 5.5 V, V _I = 0.5 V		-1.2		
I _{OS} ‡	A1 thru A8	V _{CC} = 5.5 V, V _O = 0		-60	-150	mA
	B1 thru B8	V _{CC} = 5.5 V, V _O = 0		-100	-225	
I _{CC}		V _{CC} = 5.5 V, Outputs open	Outputs high	5.5		mA
			Outputs low	52		
			Outputs disabled	2.3		
C _i		V _{CC} = 5.0 V, V _I = 2.5 V or 0.5 V				pF
C _{io}		V _{CC} = 5.0 V, V _O = 2.5 V or 0.5 V				pF

† All typical values are at V_{CC} = 5 V, T_A = 25°C.

‡ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

2
BICMOS Circuits



SN54BCT8245, SN74BCT8245
SCAN TEST DEVICE WITH OCTAL TRANSCEIVERS

timing requirements (see Note 1)

		VCC = 5 V, TA = 25°C			VCC = 4.5 V to 5.5 V, TA = MIN to MAX†				UNIT
		'BCT8245			SN54BCT8245		SN74BCT8245		
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f _{clock}	TCK	0							MHz
t _w	Pulse duration TCK high or low								ns
t _{su}	Setup time, TMS before TCK ↑	9							ns
t _{su}	Setup time, TDI before TCK ↑	9							ns
t _{su}	Setup time, Any A or B before TCK ↑	9							ns
t _{su}	Setup time, G before TCK ↑	9							ns
t _h	Hold time, TMS after TCK ↑	1							ns
t _h	Hold time, TDI after TCK ↑	1							ns
t _h	Hold time, Any A or B after TCK ↑	1							ns
t _h	Hold time, G after TCK ↑	1							ns
t _{pu}	Wait time, power-up to TCK ↑	100							ns

† For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

NOTE 1: See General Information for load circuits and waveforms.

2

BICMOS Circuits



SN54BCT8245, SN74BCT8245
SCAN TEST DEVICE WITH OCTAL TRANSCEIVERS

'BCT8245 switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = MIN to MAX†			UNIT	
			'BCT8245			SN54BCT8245		SN74BCT8245		
			MIN	TYP	MAX	MIN	MAX	MIN		MAX
t _{max}	TCK		20						MHz	
t _{PLH}	A or B	B or A	5.9						ns	
t _{PHL}			6.5							
t _{PLH}	TCK ↓	A or B	11.5						ns	
t _{PHL}			11							
t _{PLH}	TCK ↓	TDO	9.8						ns	
t _{PHL}			9.7							
t _{PZH}	\bar{G}	A or B	6.2						ns	
t _{PZL}			13							
t _{PZH}	TCK ↓	A or B	8						ns	
t _{PZL}			7.7							
t _{PZH}	TCK ↓	TDO	14						ns	
t _{PZL}			9.2							
t _{PHZ}	\bar{G}	A or B	7.5						ns	
t _{PLZ}			13							
t _{PHZ}	TCK ↓	A or B	7						ns	
t _{PLZ}			6.7							
t _{PHZ}	TCK ↓	TDO	13						ns	
t _{PLZ}			7.8							

† For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

NOTE 1: See General Information for load circuits and waveforms.

SN54BCT8245, SN74BCT8245
 SCAN TEST DEVICE WITH OCTAL TRANSCEIVERS




FIGURE 1. TAP STATE DIAGRAM

functional description

JTAG test information is conveyed by means of a 4-wire test bus. Test commands, test data, circuit state control instructions and synchronous control signals are all passed along the 4-wire bus. The function of the TAP is to extract the state control information and synchronous control signals from the 4-wire test bus, and generate the appropriate on-chip control signals for the JTAG test structures on the device. To accomplish this, the TAP cell monitors two signals from the 4-wire test bus—TCK (the JTAG Test Clock) and TMS (the JTAG Test Mode Select line). The functional block diagram on page 2 illustrates the JTAG 4-wire test bus and boundary scan architecture, and the relationship between the TAP cell, the 4-wire bus, and the various boundary scan test elements.

architectural elements

boundary scan register BSR0–BSR17

The boundary scan register contains eighteen (18) bits—one for each functional input or output pin of the device. FIGURE 2 illustrates the order of bits in the boundary scan register scan path. The boundary scan registers allow for board interconnect testing, defining conditions at the device logic periphery, and sampling data on the functional input or output pins without disturbing normal device operations.




FIGURE 2. BOUNDARY SCAN REGISTER ORDER OF SCAN

SN54BCT8245, SN74BCT8245 SCAN TEST DEVICE WITH OCTAL TRANSCEIVERS

bypass register

The bypass register contains one (1) bit for use when the device is in the bypass scan mode as defined in TABLE 3. FIGURE 3 illustrates the flow through the bypass register. This register provides a short one bit scan path through the device rather than scanning through the eighteen bit boundary scan register path. This is especially useful for decreasing test access times to a particular device on a board with several JTAG compatible devices which are not required for a specific test.




FIGURE 3. BYPASS REGISTER ORDER OF SCAN

test data register

The test data register contains two (2) bits used to control test operations occurring at the boundary. FIGURE 4 illustrates the order of bits in the test data register scan path.




FIGURE 4. TEST DATA REGISTER ORDER OF SCAN

In addition to the boundary test instructions shown in TABLE 3, additional test operations shown in TABLE 1 can be performed when the run test opcode is installed in the instruction register. These test operations include: pseudo-random pattern generation (PRPG) and parallel signature analysis (PSA) as shown in TABLE 1 when the run test opcode is installed in the instruction register.

TABLE 1. RUN TEST OPCODES

OPCODE MSB → LSB	TEST
00	SAMPLE INPUTS/TOGGLE OUTPUTS
01	PRPG/16 BIT MODE
10	PSA/16 BIT MODE
11	SIMULTANEOUS PRPG AND PSA/8 BIT MODE

example

In order to implement the sample inputs/toggle outputs opcode from TABLE 1, a series of operations must be performed. Refer to FIGURE 1 to trace these operations through the TAP state diagram. The select-IR path is used to shift opcodes into the instruction register. The select-DR path is used to shift data into the boundary scan register or bypass register, or to shift opcodes into the test data register. To shift data or opcodes into the registers, after entering the appropriate shift-DR or shift-IR state TMS must be held low for enough TCK pulses to shift the correct number of bits into the registers.

First, the boundary read opcode (test or normal mode) must be loaded into the instruction register using the select-IR scan path, then the boundary scan registers may be initialized using the select-DR scan path. Load the test data register scan opcode (test or normal mode) into the instruction register using the select-IR scan path, then the sample inputs/toggle outputs opcode (00) may be entered into the test data register using the select-DR-scan path. Finally, the boundary run test opcode (test or normal mode) must be entered into the instruction register using the select-IR scan path. Exiting the select-IR-scan path to the run-test/idle state starts the outputs toggling. As long as the device remains in the run-test/idle state, each TCK pulse will cause the device's function outputs to toggle to the opposite state.

tap bits

Tap bit settings used for PSA and PRPG test operations are shown in TABLE 2. The use of these tap bits as well as the shift operations necessary to perform 8-bit and 16-bit PSA and PRPG test operations is described in FIGURE 5 through FIGURE 7.

TABLE 2. TAP BIT SETTINGS FOR PSA AND PRPG TEST OPERATIONS

OPERATION	MODE	TAP BITS A → Y
PSA	8-BIT	B2, B3, B4, B8
	16-BIT	B7, A1, A4, A8
PRPG	8-BIT	A2, A3, A4, A8
	16-BIT	B7, A1, A4, A8




FIGURE 5. 16-BIT PSA CONFIGURATION DURING RUN TEST/IDLE STATE

A PSA operation on the 8 data inputs proceeds as the 8 data outputs are held static.




FIGURE 6. 16-BIT PRPG CONFIGURATION DURING RUN TEST/IDLE STATE

A PRPG operation from the 8 data outputs proceeds while the 8 data inputs are ignored.




FIGURE 7. 8-BIT PSA AND PRPG CONFIGURATION DURING RUN TEST/IDLE STATE

Simultaneously, an 8-bit PSA operation proceeds on the 8 data inputs, while an 8-bit PRPG operation proceeds from the 8 data outputs.

instruction register

The test device instruction register is 8 bits in length. When in the Shift-IR state, data can be scanned into the register from the most significant bit (MSB) to the least significant bit (LSB) as shown in FIGURE 8. The instruction register controls the internal device structures and test operations according to the opcodes listed in TABLE 3.




FIGURE 8. INSTRUCTION REGISTER ORDER OF SCAN

instruction set

The 'BCT8245 uses the 8-bit serial instruction register as its instruction input. TABLE 3 summarizes the 8-bit opcodes and corresponding tests.

TABLE 3. OPCODES (see Note 1)

OPCODE BIT 7-BIT 0 MSB-LSB	FUNCTION
X0000000	BOUNDARY SCAN
X0000001	ID REGISTER SCAN
X0000010	SAMPLE BOUNDARY
X0000011	BOUNDARY SCAN
X0000100	BYPASS SCAN MODE
X0000101	BYPASS SCAN MODE
X0000110	CONTROL BOUNDARY TO HIGH IMPEDANCE
X0000111	CONTROL BOUNDARY TO 1/0
X0001000	BYPASS SCAN MODE
X0001001	BOUNDARY RUN TEST/TEST MODE
X0001010	BOUNDARY READ/NORMAL MODE
X0001011	BOUNDARY READ/TEST MODE
X0001100	BOUNDARY SELF TEST/NORMAL MODE
X0001101	BOUNDARY TOGGLE OUTPUTS/TEST MODE
X0001110	TEST DATA REGISTER SCAN/NORMAL MODE
X0001111	TEST DATA REGISTER SCAN/TEST MODE
ALL OTHER	BYPASS SCAN MODE

X = Parity Bit (Even Parity)

NOTE 1: If Bit 4 through Bit 6 are all 0, then Bit 0 through Bit 3 are decoded as shown in TABLE 3.

SN54BCT8245, SN74BCT8245 SCAN TEST DEVICE WITH OCTAL TRANSCEIVERS

The test functions which are identified in TABLE 3 and performed by the test integrated circuits are defined as follows:

boundary scan

A boundary scan of the boundary scan register is performed according to the methodology designated by the proposed JTAG or the proposed IEEE P1149.1 specifications. This instruction performs a combination of sample boundary and control boundary to 1/0 tests as specified below.

ID register scan

The test circuit is placed in the bypass mode as defined by JTAG in the absence of an ID Register. A logic 0 is loaded into the bypass register before scanning.

sample boundary

Data appearing at the device's function inputs and outputs is sampled and scanned out the TDO pin. This operation is performed in a functional mode without disturbing normal device operations.

control boundary to high impedance

The device's function outputs are placed in the high impedance state. The bypass register is selected in the scan path. Function inputs remain operational.

control boundary to 1/0

Function inputs and outputs are controlled by the boundary register. The bypass register is selected in the scan path.

boundary run test

Test operations controlled by the test data register are performed while the device is in the idle mode. Operations performed in this mode include the following:

parallel signature analysis of inputs

Data appearing on the device's data inputs is compressed by a parallel signature analysis (PSA) operation with fixed tap bits. Data shall be compressed into sixteen bits. The initial seed value for the PSA operation should be scanned into the boundary scan register prior to performing the test operation.

pseudo-random pattern generation from outputs

A pseudo-random data pattern (PRPG) is output from the outputs of the test device. The initial seed value for the PRPG should be scanned into the data register prior to performing the test operation.

simultaneous PSA and PRPG

An 8-Bit PSA of inputs and an 8-Bit PRPG from outputs is performed simultaneously as specified above.

sample inputs/toggle outputs

The devices inputs are sampled on successive rising edges of TCK, while the device's function output pins are toggled simultaneously on successive falling edges of TCK while the device is in the idle mode. This test is intended to be used for parametric testing and pattern generation purposes. The initial pattern should be scanned into the boundary scan register prior to performing the test operation.

boundary read (test mode and normal mode)

Data is scanned in and out of the boundary scan register without first preloading the boundary condition. This function is particularly useful after a PSA operation—the results can be scanned out for review by the test controller.

test data register scan (test mode and normal mode)

The test data register is selected for scan access.

boundary self test

The boundary scan register is preloaded with the inverted contents of the latch memory elements of each boundary scan register bit. The boundary scan register is then scanned out. Prior to performing this test known data should be scanned into the boundary scan register.

boundary toggle outputs

The device's function output pins are toggled simultaneously on successive TCK clock inputs. This test is intended to be used for parametric testing and pattern generation purposes. The initial pattern should be scanned into the data register prior to performing the test operation.

bypass scan mode

The bypass register is selected in the scan path and the device is placed in the normal mode.

SN74BCT29821, SN74BCT29822 10-BIT BUS INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

D3125, FEBRUARY 1989—REVISED JULY 1989

- BiCMOS Process with CMOS Inputs and TTL Outputs Substantially Reduces Standby Current
- Input has 50-k Ω Pullup Resistor
- Provides Extra Data Width Necessary for Wider Address/Data Paths or Buses with Parity
- Power-Up High-Impedance State
- Buffered Control Inputs to Reduce DC Loading Effects
- Functionally Equivalent to Am29821A, Am29822A, SN74ALS29821, and SN74ALS29822
- Package Options Include Plastic "Small Outline" Packages and Standard Plastic 300-mil DIPs

description


These 10-bit flip-flops feature three-state outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. They are particularly suitable for implementing wider buffer registers, I/O ports, bidirectional bus drivers with parity, and working registers.

The ten flip-flops are edge-triggered D-type flip-flops. On the positive transition of the clock the Q outputs on the 'BCT29821 will be true, and on the 'BCT29822 will be complementary to the data input.


A buffered output-control (\overline{OC}) input can be used to place the ten outputs in either a normal logic state (high or low levels) or a high-impedance state. The outputs are also in the high-impedance state during power-up and power-down conditions. The outputs remain in the high-impedance state while the device is powered-down. In the high-impedance state the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive the bus lines in a bus-organized system without need for interface or pull-up components. The output control does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN74BCT' family is characterized for operation from 0°C to 70°C.

SN74BCT29821 ... DW OR NT PACKAGE



SN74BCT29822 ... DW OR NT PACKAGE




SN74BCT29821
10-BIT BUS INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

FUNCTION TABLE (EACH FLIP-FLOP)
'BCT29821


INPUTS			OUTPUT
\overline{OC}	CLK	D	Q
L	↑	H	H
L	↑	L	L
L	L	X	Q_0
H	X	X	Z

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)




SN74BCT29821, SN74BCT29822 10-BIT BUS INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

FUNCTION TABLE (EACH FLIP-FLOP)
'BCT29822


INPUTS			OUTPUT
\overline{OC}	CLK	\overline{D}	Q
L	↑	H	L
L	↑	L	H
L	L	X	Q_0
H	X	X	Z

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	7 V
Input voltage	7 V
Voltage applied to a disabled 3-state output	5.5 V
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

SN74BCT29821

10-BIT BUS INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

recommended operating conditions

		MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage	4.5	5	5.5	V
V _{IH}	High-level input voltage	2			V
V _{IL}	Low-level input voltage			0.8	V
I _{OH}	High-level output current			-24	mA
I _{OL}	Low-level output current			48	mA
t _w	Pulse duration	CLK high	7		ns
		CLK low	7		
t _{SU}	Setup time, data before CLK ↑	7			ns
t _H	Hold time, data after CLK ↑	1			ns
T _A	Operating free-air temperature	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT	
V _{IK}	V _{CC} = 4.5 V, I _I = -18 mA			-1.2	V	
V _{OH}	V _{CC} = 4.5 V, I _{OH} = -15 mA	2.4	3.3		V	
	V _{CC} = 4.5 V, I _{OH} = -24 mA	2				
V _{OL}	V _{CC} = 4.5 V, I _{OL} = 48 mA		0.35	0.5	V	
I _{OZH}	V _{CC} = 5.5 V, V _O = 2.4 V			20	μA	
I _{OZL}	V _{CC} = 5.5 V, V _O = 0.4 V			-20	μA	
I _I	V _{CC} = 5.5 V, V _I = 7 V			0.1	mA	
I _{IH}	V _{CC} = 5.5 V, V _I = 2.7 V	-10		-75	μA	
I _{IL}	V _{CC} = 5.5 V, V _I = 0.4 V			-0.2	mA	
I _{OS} [‡]	V _{CC} = 5.5 V, V _O = 0	-75		-250	mA	
I _{CC}	V _{CC} = 5.5 V	Outputs high		6	10	mA
		Outputs low		25	35	
		Outputs disabled		2	6	

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C.

[‡] Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = 0°C to 70°C		UNIT
			MIN	TYP	MAX	MIN	MAX	
t _{PLH}	CLK	Any Q	1.5	7.5	10	1.5	12	ns
t _{PHL}			1.5	6.5	9	1.5	10	
t _{PZH}	OC	Any Q	2	7.5	10	2	12	ns
t _{PZL}			2	9	12	2	13	
t _{PHZ}	OC	Any Q	2	5	7	2	8	ns
t _{PLZ}			2	5	7	2	8	

SN74BCT29822
10-BIT BUS INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

recommended operating conditions

		MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage	4.5	5	5.5	V
V _{IH}	High-level input voltage	2			V
V _{IL}	Low-level input voltage	0.8			V
I _{OH}	High-level output current	-24			mA
I _{OL}	Low-level output current	48			mA
t _w	Pulse duration	CLK high			ns
		CLK low			
t _{su}	Setup time, data before CLK ↑				ns
t _h	Hold time, data after CLK ↑				ns
T _A	Operating free-air temperature	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
V _{IK}	V _{CC} = 4.5 V, I _I = -18 mA	-1.2			V
V _{OH}	V _{CC} = 4.5 V, I _{OH} = -15 mA	2.4	3.3		V
	V _{CC} = 4.5 V, I _{OH} = -24 mA	2			
V _{OL}	V _{CC} = 4.5 V, I _{OL} = 48 mA	0.35			V
I _{OZH}	V _{CC} = 5.5 V, V _O = 2.4 V	20			μA
I _{OZL}	V _{CC} = 5.5 V, V _O = 0.4 V	-20			μA
I _I	V _{CC} = 5.5 V, V _I = 7 V	0.1			mA
I _{IH}	V _{CC} = 5.5 V, V _I = 2.7 V	-10			μA
I _{IL}	V _{CC} = 5.5 V, V _I = 0.4 V	-0.2			mA
I _{OS‡}	V _{CC} = 5.5 V, V _O = 0	-75	-250		mA
I _{CC}	V _{CC} = 5.5 V	Outputs high			mA
		Outputs low			
		Outputs disabled			

† All typical values are at V_{CC} = 5 V, T_A = 25°C.


‡ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = 0°C to 70°C		UNIT
			MIN	TYP	MAX	MIN	MAX	
t _{PLH}	CLK	Any Q	7.5					ns
t _{PHL}			6.5					
t _{PZH}	\overline{OC}	Any Q	7.5					ns
t _{PZL}			9					
t _{PHZ}	\overline{OC}	Any Q	5					ns
t _{PLZ}			5					

SN74BCT29821, SN74BCT29822 10-BIT BUS INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS


PARAMETER MEASUREMENT INFORMATION




SWITCH POSITION TABLE

TEST	S1
t_{PLH}	Open
t_{PHL}	Open
t_{PZH}	Open
t_{PZL}	Closed
t_{PHZ}	Open
t_{PLZ}	Closed


LOAD CIRCUIT




VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS
PULSE DURATIONS



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
 Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by the generators having the following characteristics: $PRR \leq 10$ MHz, $Z_O = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.


FIGURE 1. SWITCHING CHARACTERISTICS

SN74BCT29823, SN74BCT29824 9-BIT BUS INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS


D3181, NOVEMBER 1988—REVISED JULY 1989

- BiCMOS Process with TTL Inputs and Outputs
- BiCMOS Design Substantially Reduces Standby Current
- Functionally Equivalent to AMD Am29823, Am29824, 'ALS29823, and 'ALS29824
- Provides Extra Data Width Necessary for Wider Address/Data Paths or Buses with Parity
- Power-Up High-Impedance State
- Buffered Control Inputs to Reduce DC Loading Effects
- Package Options Include Plastic "Small Outline" Packages and Standard Plastic 300-mil DIPs

SN74BCT29823 ... DW OR NT PACKAGE



SN74BCT29824 ... DW OR NT PACKAGE



description

These 9-bit flip-flops feature three-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing wider buffer registers, I/O ports, bidirectional bus drivers, parity bus interfacing and working registers.

With the clock enable (CLKEN) low, the nine D-type edge-triggered flip-flops enter data on the low-to-high transitions of the clock. Taking CLKEN high will disable the clock buffer, thus latching the outputs. The 'BCT29823 has noninverting D inputs and the 'BCT29824 has inverting D inputs. Taking the CLR input low causes the nine Q outputs to go low independently of the clock.

A buffered output-control input (OC) can be used to place the nine outputs in either normal logic state (high or low level) or a high-impedance state. The outputs are also in the high-impedance state during power-up and power-down conditions. The outputs remain in the high-impedance state while the device is powered-down. In the high-impedance state the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive the bus lines in a bus-organized system without need for interface or pull-up components. The output control does not affect the internal operation of the flip-flops.

Old data can be retained or new data can be entered while the outputs are in the high-impedance state.


The SN74BCT29823 and SN74BCT29824 are characterized for operation from 0° to 70°C.

SN74BCT29823
9-BIT BUS INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

FUNCTION TABLE


INPUTS					OUTPUT Q
\overline{OC}	\overline{CLR}	\overline{CLKEN}	CLK	D	
L	L	X	X	X	L
L	H	L	↑	H	H
L	H	L	↑	L	L
L	H	H	X	X	Q_0
H	X	X	X	X	Z

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)




SN74BCT29824 9-BIT BUS INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

FUNCTION TABLE


INPUTS					OUTPUT
\overline{OC}	CLR	CLKEN	CLK	\overline{D}	Q
L	L	X	X	X	L
L	H	L	\uparrow	H	L
L	H	L	\uparrow	L	H
L	H	H	X	X	Q ₀
H	X	X	X	X	Z

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



SN74BCT29823, SN74BCT29824
9-BIT BUS INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	7 V
Input voltage	7 V
Voltage applied to a disabled 3-state output	5.5 V
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

recommended operating conditions

		MIN	NOM	MAX	UNIT
V_{CC}	Supply voltage	4.5	5	5.5	V
V_{IH}	High-level input voltage	2			V
V_{IL}	Low-level input voltage			0.8	V
I_{OH}	High-level output current			-24	mA
I_{OL}	Low-level output current			48	mA
t_w	Pulse duration	CLR low	6		ns
		CLK high or low	7		
t_{su}	Setup time before CLK ↑	CLR inactive	2		ns
		Data	7		
		CLKEN high	6		
		CLKEN low	8		
t_h	Hold time	CLKEN	0		ns
		Data	1		
T_A	Operating free-air temperature	0		70	°C

SN74BCT29823
9-BIT BUS INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT	
V _{IK}	V _{CC} = 4.5 V, I _I = -18 mA			-1.2	V	
V _{OH}	V _{CC} = 4.5 V, I _{OH} = -15 mA	2.4	3.2		V	
	V _{CC} = 4.5 V, I _{OH} = -24 mA	2				
V _{OL}	V _{CC} = 4.5 V, I _{OL} = 48 mA		0.35	0.5	V	
I _{OZH}	V _{CC} = 5.5 V, V _O = 2.7 V			20	μA	
I _{OZL}	V _{CC} = 5.5 V, V _O = 0.4 V			-20	μA	
I _I	V _{CC} = 5.5 V, V _I = 5.5 V			0.1	mA	
I _{IH}	V _{CC} = 5.5 V, V _I = 2.7 V	-10		-75	μA	
I _{IL}	V _{CC} = 5.5 V, V _I = 0.4 V			-0.2	mA	
I _{OS‡}	V _{CC} = 5.5 V, V _O = 0	-75		-250	mA	
I _{CC}	V _{CC} = 5.5 V	Outputs high		6	10	mA
		Outputs low		25	35	
		Outputs disabled		2	6	

† All typical values are at V_{CC} = 5 V, T_A = 25°C.

‡ Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = 0°C to 70°C		UNIT
			MIN	TYP	MAX	MIN	MAX	
t _{PLH}	CLK	Any Q	1.5	7.5	10	1.5	12	ns
t _{PHL}			1.5	6.5	9	1.5	10	
t _{PHL}	CLR	Any Q	1.5	7.5	10	1.5	12	ns
t _{PZH}	OC	Any Q	2	7.5	10	2	12	ns
t _{PZL}			2	9	12	2	13	
t _{PHZ}	OC	Any Q	2	5	7	2	8	ns
t _{PLZ}			2	5	7	2	8	

2
BICMOS Circuits



SN74BCT29824
9-BIT BUS INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		MIN	TYP†	MAX	UNIT
V _{IK}	V _{CC} = 4.5 V,	I _I = -18 mA			-1.2	V
V _{OH}	V _{CC} = 4.5 V,	I _{OH} = -15 mA	2.4	3.2		V
	V _{CC} = 4.5 V,	I _{OH} = -24 mA	2			
V _{OL}	V _{CC} = 4.5 V,	I _{OL} = 48 mA		0.35	0.5	V
I _{OZH}	V _{CC} = 5.5 V,	V _O = 2.7 V			20	μA
I _{OZL}	V _{CC} = 5.5 V,	V _O = 0.4 V			-20	μA
I _I	V _{CC} = 5.5 V,	V _I = 5.5 V			0.1	mA
I _{IH}	V _{CC} = 5.5 V,	V _I = 2.7 V	-10		-75	μA
I _{IL}	V _{CC} = 5.5 V,	V _I = 0.4 V			-0.2	mA
I _{OS‡}	V _{CC} = 5.5 V,	V _O = 0	-75		-250	mA
I _{CC}	V _{CC} = 5.5 V	Outputs high		6		mA
		Outputs low		25		
		Outputs disabled		2		

† All typical values are at V_{CC} = 5 V, T_A = 25°C.

‡ Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

switching characteristics (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = 0°C to 70°C		UNIT
			MIN	TYP	MAX	MIN	MAX	
t _{PLH}	CLK	Any Q		7.5				ns
t _{PHL}				6.5				
t _{PHL}	CL _R	Any Q		7.5				ns
t _{PZH}	OC	Any Q		7.5				ns
t _{PZL}				9				
t _{PHZ}	OC	Any Q		5				ns
t _{PLZ}				5				

2

BICMOS Circuits

SN74BCT29823, SN74BCT29824
9-BIT BUS INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS


PARAMETER MEASUREMENT INFORMATION




SWITCH POSITION TABLE

TEST	S1
t_{PLH}	Open
t_{PHL}	Open
t_{PZH}	Open
t_{PZL}	Closed
t_{PHZ}	Open
t_{PLZ}	Closed


LOAD CIRCUIT




**VOLTAGE WAVEFORMS
 SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS
 PROPAGATION DELAY TIMES**



**VOLTAGE WAVEFORMS
 PULSE DURATIONS**



**VOLTAGE WAVEFORMS
 ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS**

NOTES: A. C_L includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

C. All input pulses are supplied by the generators having the following characteristics: $PRR \leq 10$ MHz, $Z_0 = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.

FIGURE 1. SWITCHING CHARACTERISTICS

SN74BCT29841, SN74BCT29842 10-BIT BUS INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS

D3226, MARCH 1989 — REVISED JULY 1989

- BiCMOS Process with CMOS Inputs and TTL Outputs Substantially Reduces Standby Current
- 3-State Buffer-Type Outputs Drive Bus Lines Directly
- Bus-Structured Pinout
- Input Has 50-k Ω Pullup Resistor
- Provide Extra Bus Driving Latches Necessary for Wider Address/Data Paths or Buses with Parity
- Buffered Control Inputs to Reduce DC Loading
- Power-Up High-Impedance State
- Functionally Equivalent to Am29841A, Am29842A, SN74ALS29841, and SN74ALS29842
- Package Options include Plastic "Small Outline" Packages and Standard Plastic 300-mil DIPs

description

These 10-bit latches feature three-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.


The ten latches are transparent D-type. The 'BCT29841 has noninverting data (D) inputs. The 'BCT29842 has inverting \bar{D} inputs.

A buffered output control (\overline{OC}) input can be used to place the ten outputs in either a normal logic state (high or low levels) or a high-impedance state. The outputs are also in the high-impedance state during power-up and power-down conditions. The outputs remain in the high-impedance state while the device is powered-down. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive the bus lines in a bus-organized system without need for interface or pull-up components.


The output control does not affect the internal operation of the latches. Old data can be retained or new data can be entered while the outputs are off.

The SN74BCT29841 and SN74BCT29842 are characterized for operation from 0°C to 70°C.

SN74BCT29841 ... DW OR NT PACKAGE
(TOP VIEW)




SN74BCT29842 ... DW OR NT PACKAGE
(TOP VIEW)



SN74BCT29841, SN74BCT29842
10-BIT BUS INTERFACE D-TYPE LATCHES
WITH 3-STATE OUTPUTS

'BCT29841 logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

FUNCTION TABLE
'BCT29841


INPUTS			OUTPUT
\overline{OC}	C	D	Q
L	H	H	H
L	H	L	L
L	L	X	Q_0
H	X	X	Z

'BCT29841 logic diagram (positive logic)



SN74BCT29841, SN74BCT29842 10-BIT BUS INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS

'BCT29842 logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

FUNCTION TABLE
'BCT29842

INPUTS			OUTPUT
\overline{OC}	c	\overline{D}	Q
L	H	H	L
L	H	L	H
L	L	X	Q_0
H	X	X	Z

'BCT29842 logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	7 V
Input voltage	5.5 V
Voltage applied to a disabled 3-state output	5.5 V
Operating free-air temperature	0°C to 70°C
Storage temperature range	-65°C to 150°C

SN74BCT29841
10-BIT BUS INTERFACE D-TYPE LATCHES
WITH 3-STATE OUTPUTS

recommended operating conditions

	MIN	NOM	MAX	UNIT
V _{CC} Supply voltage	4.5	5	5.5	V
V _{IH} High-level input voltage	2			V
V _{IL} Low-level input voltage			0.8	V
I _{OH} High-level output current			-24	mA
I _{OL} Low-level output current			48	mA
t _w Pulse duration, enable C high	4			ns
t _{su} Setup time, data before enable C ↓	1.5			ns
t _h Hold time, data after enable C ↓	3.5			ns
T _A Operating free-air temperature	0		70	°C

electrical characteristics over recommended operating free-air temperature range
(unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
V _{IK}	V _{CC} = 4.5 V, I _I = -18 mA			-1.2	V
V _{OH}	V _{CC} = 4.5 V	I _{OH} = -15 mA	2.4		V
		I _{OH} = -24 mA	2		
V _{OL}	V _{CC} = 4.5 V, I _{OL} = 48 mA		0.35	0.5	V
I _{OZH}	V _{CC} = 5.5 V, V _O = 2.7 V			20	μA
I _{OZL}	V _{CC} = 5.5 V, V _O = 0.4 V			-20	μA
I _I	V _{CC} = 5.5 V, V _I = 5.5 V			0.1	mA
I _{IH}	V _{CC} = 5.5 V, V _I = 2.7 V	-10		-75	μA
I _{IL}	V _{CC} = 5.5 V, V _I = 0.4 V			-0.2	mA
I _{OS‡}	V _{CC} = 5.5 V, V _O = 0	-75		-275	mA
I _{CC}	V _{CC} = 5.5 V	Outputs high	3	7	mA
		Outputs low	24	35	mA
		Outputs disabled	3	7	mA

† All typical values are at V_{CC} = 5 V, T_A = 25°C.

‡ Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = 0°C to 70°C		UNIT
			MIN	TYP	MAX	MIN	MAX	
			t _{PLH}	D	Q	1.5	4.5	
t _{PHL}			1.5	5.7	8	1.5	9	
t _{PLH}	C	Q	1.5	6	8	1.5	10	ns
t _{PHL}			1.5	6	8	1.5	10	
t _{PZH}	OC	Q	2	10	13	2	15	ns
t _{PZL}			2	10	13	2	15	
t _{PHZ}	OC	Q	2	5	7	2	8	ns
t _{PLZ}			2	5	7	2	8	

SN74BCT29842
10-BIT BUS INTERFACE D-TYPE LATCHES
WITH 3-STATE OUTPUTS

recommended operating conditions

		MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage	4.5	5	5.5	V
V _{IH}	High-level input voltage	2			V
V _{IL}	Low-level input voltage			0.8	V
I _{OH}	High-level output current			-24	mA
I _{OL}	Low-level output current			48	mA
t _w	Pulse duration, enable C high	4			ns
t _{su}	Setup time, data before enable C ↓	1.5			ns
t _h	Hold time, data after enable C ↓	3.5			ns
T _A	Operating free-air temperature	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
V _{IK}	V _{CC} = 4.5 V, I _I = -18 mA			-1.2	V
V _{OH}	V _{CC} = 4.5 V	I _{OH} = -15 mA	2.4		V
		I _{OH} = -24 mA	2		
V _{OL}	V _{CC} = 4.5 V, I _{OL} = 48 mA		0.35	0.5	V
I _{OZH}	V _{CC} = 5.5 V, V _O = 2.7 V			20	μA
I _{OZL}	V _{CC} = 5.5 V, V _O = 0.4 V			-20	μA
I _I	V _{CC} = 5.5 V, V _I = 5.5 V			0.1	mA
I _{IH}	V _{CC} = 5.5 V, V _I = 2.7 V	-10		-75	mA
I _{IL}	V _{CC} = 5.5 V, V _I = 0.4 V			-0.2	mA
I _{OS‡}	V _{CC} = 5.5 V, V _O = 0	-75		-275	mA
I _{CC}	V _{CC} = 5.5 V	Outputs high	3	7	mA
		Outputs low	24	35	mA
		Outputs disabled	3	7	mA

† All typical values are at V_{CC} = 5 V, T_A = 25°C.


‡ Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = 0°C to 70°C		UNIT
			MIN	TYP	MAX	MIN	MAX	
t _{PLH}	D	Q	1.5	5.7	8	1.5	9	ns
t _{PHL}			1.5	4.5	7	1.5	8	
t _{PLH}	C	Q	1.5	6	8	1.5	10	ns
t _{PHL}			1.5	6	8	1.5	10	
t _{PZH}	OC	Q	2	10	13	2	15	ns
t _{PZL}			2	10	13	2	15	
t _{PHZ}	OC	Q	2	5	7	2	8	ns
t _{PLZ}			2	5	7	2	8	





SN74BCT29841, SN74BCT29842
10-BIT BUS INTERFACE D-TYPE LATCHES
WITH 3-STATE OUTPUTS

PARAMETER MEASUREMENT INFORMATION



SWITCH POSITION TABLE

TEST	S1
t_{PLH}	Open
t_{PHL}	Open
t_{PZH}	Open
t_{PZL}	Closed
t_{PHZ}	Open
t_{PLZ}	Closed



NOTES: A. C_L includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10$ MHz, $Z_0 = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.

D. The outputs are measured one at a time with one input transition per measurement.

FIGURE 1. SWITCHING CHARACTERISTICS

General Information

1

BiCMOS Circuits

2

Mechanical Data

3

Contents

Ordering Instructions	<i>Page</i> 3-3
Package Data	3-4

Electrical characteristics presented in this data book, unless otherwise noted, apply for circuit type(s) listed in the page heading regardless of package. The availability of a circuit function in a particular package is denoted by an alphabetical reference above the pin-connection diagram(s). These alphabetical references refer to mechanical outline drawings shown in this section.

Factory orders for circuits described in this catalog should include a four-part type number as explained in the following example.

EXAMPLE: SN 54BCT240 J -00†

1. Prefix

MUST CONTAIN TWO TO FOUR LETTERS

SN Standard Prefix
 SNJ MIL-STD-883 Processed and
 Screened per JEDEC Standard 101
 JANB MIL-M-38510 Processed

2. Unique Circuit Description

MUST CONTAIN SIX TO NINE CHARACTERS

Examples: 54BCT620
 74BCT125
 74BCT2240

3. Package

MUST CONTAIN ONE OR TWO LETTERS

J, JT, N, NT (Dual-in-line packages)†
 D, DW ("Small Outline" Packages)
 FK (Leadless Ceramic Chip Carriers)
 (From pin-connection diagram on individual data sheet)

4. Instructions (Dash No.)

MUST CONTAIN TWO NUMBERS

-00 No special instructions
 -10 Solder-dipped leads (N and NT packages only)

† For tape and reel information contact the factory.

‡ These circuits in dual-in-line packages are shipped in one of the carriers shown below. Unless a specific method of shipment is specified by the customer (with possible additional costs), circuits will be shipped in the most practical carrier. Please contact your TI sales representative for the method that will best suit your particular needs.

Dual-in-line (J, JT, N, NT)


- Slide Magazines
- A-Channel Plastic Tubing
- Barnes Carrier (N only)
- Sectioned Cardboard Box
- Individual Plastic Box

3
Mechanical Data

MECHANICAL DATA

D008, D014, and D016 plastic "small outline" packages

Each of these "small outline" packages consists of a circuit mounted on a lead frame and encapsulated within a plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. Leads require no additional cleaning or processing when used in soldered assembly.







- NOTES: A. Leads are within 0,25 (0.010) radius of true position at maximum material dimension.
 B. Body dimensions do not include mold flash or protrusion.
 C. Mold flash or protrusion shall not exceed 0,15 (0.006).
 D. Lead tips to be planar within $\pm 0,051$ (0.002) exclusive of solder.

3 Mechanical Data

DW016, DW020, DW024, and DW028 plastic "small outline" packages

Each of these "small outline" packages consists of a circuit mounted on a lead frame and encapsulated within a plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. Leads require no additional cleaning or processing when used in soldered assembly.

DW016, DW020, DW024, and DW028
(20-pin package used for illustration)



DIM \ PINS	16	20	24	28†
	A MIN	10.16 (0.400)	12.70 (0.500)	15.29 (0.602)
A MAX	10.36 (0.408)	12.90 (0.508)	15.49 (0.610)	17.88 (0.704)

ALL LINEAR DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES

- †The 28-pin package drawing is presently classified as Advance Information.
- NOTES: A. Leads are within 0,25 (0.010) radius of true position at maximum material dimension.
 B. Body dimensions do not include mold flash or protrusion.
 C. Mold flash or protrusion shall not exceed 0,15 (0.006).
 D. Lead tips to be planar within ±0,051 (0.002) exclusive of solder.


MECHANICAL DATA

FK020 and FK028 ceramic chip carrier packages

Each of these hermetically sealed chip carrier packages has a three-layer ceramic base with a metal lid and braze seal. The packages are intended for surface mounting on solder lands on 1,27 (0.050-inch) centers. Terminals require no additional cleaning or processing when used in soldered assembly.

FK package terminal assignments conform to JEDEC Standards 1 and 2.


FK020 and FK028
(28-terminal package shown)



CERAMIC CHIP CARRIERS

JEDEC OUTLINE DESIGNATION*	NO. OF TERMINALS	A		B	
		MIN	MAX	MIN	MAX
MS004CB	20	8,69 (0.342)	9,09 (0.358)	7,80 (0.307)	9,09 (0.358)
MS004CC	28	11,23 (0.442)	11,63 (0.458)	10,31 (0.406)	11,63 (0.458)

*All dimensions and notes for the specified JEDEC outline apply.




ALL LINEAR DIMENSIONS ARE IN MILLIMETERS AND PARENTHECALLY IN INCHES


FN020, FN028, FN044, FN068, and FN084 plastic chip carrier packages

Each of these chip carrier packages consists of a circuit mounted on a lead frame and encapsulated within an electrically nonconductive plastic compound. The compound withstands soldering temperatures with no deformation, and circuit performance characteristics remain stable when the devices are operated in high-humidity conditions. The packages are intended for surface mounting on solder lands on 1,27 (0.050) centers. Leads require no additional cleaning or processing when used in soldered assembly.

**FN020, FN028, FN044, FN068, and FN084
(28-terminal package used for illustration)**



NO. OF TERMINALS	A		B		C	
	MIN	MAX	MIN	MAX	MIN	MAX
20	9,78 (0.385)	10,03 (0.395)	8,89 (0.350)	9,04 (0.356)	7,87 (0.310)	8,38 (0.330)
28	12,32 (0.485)	12,57 (0.495)	11,43 (0.450)	11,58 (0.456)	10,41 (0.410)	10,92 (0.430)
44	17,40 (0.685)	17,85 (0.695)	16,51 (0.650)	16,66 (0.656)	15,49 (0.610)	16,00 (0.630)
68	25,02 (0.985)	25,27 (0.995)	24,13 (0.950)	24,33 (0.956)	23,11 (0.910)	23,62 (0.930)
84	30,10 (1.185)	30,35 (1.195)	29,21 (1.150)	29,41 (1.158)	27,89 (1.090)	28,70 (1.130)





ALL LINEAR DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES

- NOTES: A. Centerline of center pin each side is within 0,10 (0.004) of package centerline as determined by dimension B.
 B. Location of each pin is within 0,127 (0.005) of true position with respect to center pin on each side.
 C. The lead contact points are planar within 0,10 (0.004).

MECHANICAL DATA

J014 ceramic dual-in-line package

This hermetically sealed dual-in-line package consists of a ceramic base, ceramic cap, and a lead frame. Hermetic sealing is accomplished with glass. The package is intended for insertion in mounting-hole rows on 7,62 (0.300) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Tin-plated ("bright-dipped") leads require no additional cleaning or processing when used in soldered assembly.





3

Mechanical Data

- NOTES: A. Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.
 B. This dimension does not apply for solder-dipped leads.
 C. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0,51 (0.020) above the seating plane.

J016 ceramic dual-in-line package

This hermetically sealed dual-in-line package consists of a ceramic base, ceramic cap, and a lead frame. Hermetic sealing is accomplished with glass. The package is intended for insertion in mounting-hole rows on 7,62 (0.300) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Tin-plated ("bright-dipped") leads require no additional cleaning or processing when used in soldered assembly.





- NOTES: A. Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.
 B. This dimension does not apply for solder-dipped leads.
 C. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0,51 (0.020) above the seating plane.

MECHANICAL DATA

J020 ceramic dual-in-line package


This hermetically sealed dual-in-line package consists of a ceramic base, ceramic cap, and a lead frame. Hermetic sealing is accomplished with glass. The package is intended for insertion in mounting-hole rows on 7,62 (0.300) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Tin-plated ("bright-dipped") leads require no additional cleaning or processing when used in soldered assembly.



- NOTES: A. Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.
 B. This dimension does not apply for solder-dipped leads.
 C. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0,51 (0.020) above the seating plane.

JT024 ceramic dual-in-line package

This hermetically sealed dual-in-line package consists of a ceramic base, ceramic cap, and a lead frame. Hermetic sealing is accomplished with glass. The package is intended for insertion in mounting-hole rows on 7,62 (0.300) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Tin-plated ("bright-dipped") leads require no additional cleaning or processing when used in soldering assembly.





NOTE: A. Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.

MECHANICAL DATA

N014 plastic dual-in-line package



This dual-in-line package consists of a circuit mounted on a lead frame and encapsulated within a plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. The package is intended for insertion in mounting-hole rows on 7,62 (0.300) centers (see Note A). Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Leads require no additional cleaning or processing when used in soldered assembly.



- NOTES: A. Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.
 B. This dimension does not apply for solder-dipped leads.
 C. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0,51 (0.020) above the seating plane.

N016 plastic dual-in-line package

This dual-in-line package consists of a circuit mounted on a lead frame and encapsulated within an electrically nonconductive plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. The package is intended for insertion in mounting-hole rows on 7,62 (0.300) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Leads require no additional cleaning or processing when used in soldered assembly.





Parts may be supplied in accordance with the alternate side view at the option of TI plants located in Europe. In this case, the overall length of the package is 22,1 (0.870) max.

- NOTES: A. Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.
 B. This dimension does not apply for solder-dipped leads.
 C. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0,51 (0.020) above the seating plane.

MECHANICAL DATA

N020 plastic dual-in-line package

This dual-in-line package consists of a circuit mounted on a lead frame and encapsulated within an electrically nonconductive plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. The package is intended for insertion in mounting-hole rows on 7,62 (0.300) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Leads require no additional cleaning or processing when used in soldered assembly.




- NOTES: A. Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.
 B. This dimension does not apply for solder-dipped leads.
 C. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0,51 (0.020) above the seating plane.

NT024 plastic dual-in-line package

This dual-in-line package consists of a circuit mounted on a lead frame and encapsulated within an electrically nonconductive plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. The package is intended for insertion in mounting-hole rows on 7,62 (0.300) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Leads require no additional cleaning or processing when used in soldered assembly.

NOTE: For all except 24-pin packages, the letter N is used by itself since only the 24-pin package is available in more than one row-spacing. For the 24-pin package, the 7,62 (0.300) version is designated NT; the 15,24 (0.600) version is designated NW. If no second letter or row-spacing is specified, the package is assumed to have 15,24 (0.600) row-spacing.



- NOTES: A. Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.
 B. This dimension does not apply for solder-dipped leads.
 C. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0,51 (0.020) above the seating plane.

3
Mechanical Data

TI Sales Offices

ALABAMA: Huntsville (205) 837-7530.
ARIZONA: Phoenix (602) 995-1007; Tucson (602) 922-2640.
CALIFORNIA: Irvine (714) 660-1200; Roseville (916) 786-9200; San Diego (619) 278-9601; Santa Clara (408) 980-9000; Torrance (213) 217-7010; Woodland Hills (818) 704-7755.
COLORADO: Aurora (303) 368-8000.
CONNECTICUT: Wallingford (203) 269-0074.
FLORIDA: Altamonte Springs (305) 260-2116; Ft. Lauderdale (305) 973-8502; Tampa (813) 885-7411.
GEORGIA: Norcross (404) 662-7900.
ILLINOIS: Arlington Heights (312) 640-2925.
INDIANA: Carmel (317) 573-6400; Ft. Wayne (219) 424-5174.
IOWA: Cedar Rapids (319) 395-9550.
KANSAS: Overland Park (913) 451-4511.
MARYLAND: Columbia (301) 964-2003.
MASSACHUSETTS: Waltham (617) 895-9100.
MICHIGAN: Farmington Hills (313) 553-1569; Grand Rapids (616) 957-4200.
MINNESOTA: Eden Prairie (612) 828-9300.
MISSOURI: St. Louis (314) 569-7600.
NEW JERSEY: Iselin (201) 750-1050.
NEW MEXICO: Albuquerque (505) 345-2555.
NEW YORK: East Syracuse (315) 463-9291; Melville (516) 454-6600; Pittsford (716) 385-6770; Poughkeepsie (914) 473-2900.
NORTH CAROLINA: Charlotte (704) 527-9933; Raleigh (919) 876-2725.
OHIO: Beachwood (216) 464-6100; Beavercreek (513) 427-6200.
OREGON: Beaverton (503) 643-6758.
PENNSYLVANIA: Blue Bell (215) 825-9500.
PUERTO RICO: Mato Rey (809) 753-8700.
TENNESSEE: Johnson City (615) 461-2192.
TEXAS: Austin (512) 250-7655; Houston (713) 776-6592; Richardson (214) 680-5082; San Antonio (512) 496-1779.
UTAH: Murray (801) 266-8972.
WASHINGTON: Redmond (206) 881-3080.
WISCONSIN: Brookfield (414) 782-2899.
CANADA: Nepean, Ontario (613) 726-1970; Richmond Hill, Ontario (416) 884-9181; St. Laurent, Quebec (514) 336-1860.

TI Regional Technology Centers

CALIFORNIA: Irvine (714) 660-8105; Santa Clara (408) 748-2220.
GEORGIA: Norcross (404) 662-7945.
ILLINOIS: Arlington Heights (312) 640-2909.
MASSACHUSETTS: Waltham (617) 895-9196.
TEXAS: Richardson (214) 680-5066.
CANADA: Nepean, Ontario (613) 726-1970.

TI Distributors

TI AUTHORIZED DISTRIBUTORS
Arrow/Kierulff Electronics Group
Arrow (Canada)
Future Electronics (Canada)
GRS Electronics Co., Inc.
Hall-Mark Electronics
Marshall Industries
Newark Electronics
Schweber Electronics
Time Electronics
Wyle Laboratories
Zeus Components

— OBSOLETE PRODUCT ONLY —
Rochester Electronics, Inc.
Newburyport, Massachusetts
(508) 462-9332

ALABAMA: Arrow/Kierulff (205) 837-6955; Hall-Mark (205) 837-8700; Marshall (205) 881-9235; Schweber (205) 895-0480.
ARIZONA: Arrow/Kierulff (602) 437-0750; Hall-Mark (602) 437-1200; Marshall (602) 496-0290; Schweber (602) 431-0030; Wyle (602) 866-2888.
CALIFORNIA: Los Angeles/Orange County: Arrow/Kierulff (818) 701-7500, (714) 838-5422; Hall-Mark (818) 775-4500, (714) 866-4100; Marshall (818) 407-0101, (818) 459-5500, (714) 458-5395; Schweber (818) 880-9666; (714) 865-0200, (213) 320-8090; Wyle (818) 880-9000, (714) 863-9953; Zeus (714) 921-9000, (818) 869-3698; Sacramento: Hall-Mark (916) 624-9781; Marshall (916) 635-9700; Schweber (916) 364-0222; Wyle (916) 638-5282; San Diego: Arrow/Kierulff (619) 565-4800; Hall-Mark (619) 268-1201; Marshall (619) 578-9600; Schweber (619) 450-0454; Wyle (619) 565-9171; San Francisco Bay Area: Arrow/Kierulff (408) 745-6600; Hall-Mark (408) 432-0900; Marshall (408) 942-4600; Schweber (408) 432-7171; Wyle (408) 727-2500; Zeus (408) 998-5121.
COLORADO: Arrow/Kierulff (303) 790-4444; Hall-Mark (303) 790-1662; Marshall (303) 451-8383; Schweber (303) 799-0258; Wyle (303) 457-9953.
CONNECTICUT: Arrow/Kierulff (203) 265-7741; Hall-Mark (203) 271-2844; Marshall (203) 265-3822; Schweber (203) 264-4700.
FLORIDA: Ft. Lauderdale: Arrow/Kierulff (305) 429-8200; Hall-Mark (305) 971-9280; Marshall (305) 977-4880; Schweber (305) 977-7511; Orlando: Arrow/Kierulff (407) 323-0252; Hall-Mark (407) 830-5855; Marshall (407) 767-8585; Schweber (407) 331-7555; Zeus (407) 365-3000; Tampa: Hall-Mark (813) 530-4543; Marshall (813) 576-1399; Schweber (813) 541-5100.
GEORGIA: Arrow/Kierulff (404) 449-8252; Hall-Mark (404) 447-8000; Marshall (404) 923-5750; Schweber (404) 449-9170.
ILLINOIS: Arrow/Kierulff (312) 250-0500; Hall-Mark (312) 806-3800; Marshall (312) 490-0155; Newark (312) 784-5100; Schweber (312) 364-3750.
INDIANA: Indianapolis: Arrow/Kierulff (317) 243-9353; Hall-Mark (317) 872-8875; Marshall (317) 297-0483; Schweber (317) 843-1050.
IOWA: Arrow/Kierulff (319) 395-7230; Schweber (319) 373-1417.
KANSAS: Kansas City: Arrow/Kierulff (913) 541-9542; Hall-Mark (913) 888-4747; Marshall (913) 492-3121; Schweber (913) 492-2922.

MARYLAND: Arrow/Kierulff (301) 995-8002; Hall-Mark (301) 988-9800; Marshall (301) 235-9464; Schweber (301) 840-5900; Zeus (301) 997-1118.
MASSACHUSETTS: Arrow/Kierulff (508) 658-0900; Hall-Mark (508) 667-0902; Marshall (508) 658-0810; Schweber (617) 275-5100; Time (617) 532-6200; Wyle (617) 273-7300; Zeus (617) 863-8800.
MICHIGAN: Detroit: Arrow/Kierulff (313) 462-2290; Hall-Mark (313) 462-1205; Marshall (313) 525-5850; Newark (313) 967-0600; Schweber (313) 525-8100; Grand Rapids: Arrow/Kierulff (616) 243-0912.
MINNESOTA: Arrow/Kierulff (612) 830-1800; Hall-Mark (612) 941-2600; Marshall (612) 559-2211; Schweber (612) 941-5280.
MISSOURI: St. Louis: Arrow/Kierulff (314) 567-6888; Hall-Mark (314) 291-5350; Marshall (314) 291-4650; Wyle (314) 739-0526.
NEW HAMPSHIRE: Arrow/Kierulff (603) 668-6968; Schweber (603) 625-2250.
NEW JERSEY: Arrow/Kierulff (201) 538-0900, (609) 596-8000; GRS Electronics (609) 964-8560; Hall-Mark (201) 575-4415, (201) 882-9773, (609) 235-1900; Marshall (201) 882-0320, (609) 234-9100; Schweber (201) 227-7880.
NEW MEXICO: Arrow/Kierulff (505) 243-4566.
NEW YORK: Long Island: Arrow/Kierulff (516) 231-1009; Hall-Mark (516) 737-0600; Marshall (516) 273-2424; Schweber (516) 334-7474; Zeus (514) 937-7400; Rochester: Arrow/Kierulff (716) 427-0300; Hall-Mark (716) 425-3300; Marshall (716) 235-7620; Schweber (716) 424-2222; Syracuse: Marshall (907) 798-1611.
NORTH CAROLINA: Arrow/Kierulff (919) 876-3132, (919) 725-8711; Hall-Mark (919) 872-0712; Marshall (919) 878-9882; Schweber (919) 876-0000.
OHIO: Cleveland: Arrow/Kierulff (216) 248-3990; Hall-Mark (216) 349-4632; Marshall (216) 248-1788; Schweber (216) 464-2970; Columbus: Hall-Mark (614) 888-3313; Dayton: Arrow/Kierulff (513) 425-5563; Marshall (513) 898-4480; Schweber (513) 439-1800.
OKLAHOMA: Arrow/Kierulff (918) 252-7537; Schweber (918) 622-8003.
OREGON: Arrow/Kierulff (503) 645-6456; Marshall (503) 644-5050; Wyle (503) 640-6000.
PENNSYLVANIA: Arrow/Kierulff (412) 856-7000, (215) 928-1800; GRS Electronics (215) 922-7037; Marshall (412) 963-0441; Schweber (215) 441-0600, (412) 963-6904.
TEXAS: Austin: Arrow/Kierulff (512) 835-4180; Hall-Mark (512) 258-8848; Marshall (512) 937-1991; Schweber (512) 339-0088; Wyle (512) 834-9957; Dallas: Arrow/Kierulff (214) 380-8464; Hall-Mark (214) 553-4300; Marshall (214) 233-5200; Schweber (214) 661-5010; Wyle (214) 235-9953; Zeus (214) 783-7010; El Paso: Marshall (915) 593-0706; Houston: Arrow/Kierulff (713) 530-4700; Hall-Mark (713) 781-6100; Marshall (713) 895-9200; Schweber (713) 784-3600; Wyle (713) 879-9953.
UTAH: Arrow/Kierulff (801) 973-6913; Hall-Mark (801) 972-1008; Marshall (801) 485-1551; Wyle (801) 974-9953.
WASHINGTON: Arrow/Kierulff (206) 575-4420; Marshall (206) 486-5747; Wyle (206) 881-1150.
WISCONSIN: Arrow/Kierulff (414) 792-0150; Hall-Mark (414) 797-7844; Marshall (414) 797-8400; Schweber (414) 784-9020.
CANADA: Calgary: Future (403) 235-5325; Edmonton: Future (403) 438-2655; Montreal: Arrow Canada (514) 735-5511; Ottawa (514) 694-7710; Future (613) 800-8313; Quebec City: Arrow Canada (418) 871-7500; Toronto: Arrow Canada (416) 672-7769; Future (416) 638-4771; Marshall (416) 674-2161; Vancouver: Arrow Canada (604) 291-2686; Future (604) 294-1166.



Customer Response Center

TOLL FREE: (800) 232-3200
OUTSIDE USA: (214) 995-6611
(8:00 a.m. - 5:00 p.m. CST)

TI Worldwide Sales Offices

ALABAMA: Huntsville: 500 Wynn Drive, Suite 514, Huntsville, AL 35805, (205) 837-7530.

ARIZONA: Phoenix: 8825 N. 23rd Ave., Phoenix, AZ 85021, (602) 995-1007; Tucson: 818 W. Miracle Mile, Suite 43, Tucson, AZ 85705, (602) 282-2640.

CALIFORNIA: Irvine: 17891 Cartwright Dr., Irvine, CA 92714, (714) 860-1200; Roseville: 1 Sierra Gate Plaza, Roseville, CA 95678, (916) 786-9206; San Diego: 4333 View Ridge Ave., Suite 109, San Diego, CA 92123, (619) 278-9801; Santa Clara: 5353 Betsy Ross Dr., Santa Clara, CA 95054, (408) 880-9000; Torrance: 690 Knox St., Torrance, CA 90502, (213) 217-7010; Woodland Hills: 21220 Erwin St., Woodland Hills, CA 91367, (818) 704-7759.

COLORADO: Aurora: 1400 S. Potomac Ave., Suite 101, Aurora, CO 80012, (303) 368-9000.

CONNECTICUT: Wallingford: 9 Barnes Industrial Park Rd., Barnes Industrial Park, Wallingford, CT 06492, (203) 269-0074.

FLORIDA: Altamonte Springs: 370 S. North Lake Blvd., Altamonte Springs, FL 32701, (408) 280-2116; Ft. Lauderdale: 2950 N.W. 62nd St., Ft. Lauderdale, FL 33309, (305) 973-8502; Tampa: 4803 George Rd., Suite 970, Tampa, FL 33634, (813) 885-7411.

GEORGIA: Norcross: 5515 Spalding Drive, Norcross, GA 30092, (404) 662-7900.

ILLINOIS: Arlington Heights: 515 W. Algonquin, Arlington Heights, IL 60005, (312) 640-2925.

INDIANA: Ft. Wayne: 2020 Inwood Dr., Ft. Wayne, IN 46815, (219) 424-5174; Carmel: 550 Congressional Dr., Carmel, IN 46032, (317) 873-8400.

IOWA: Cedar Rapids: 373 Collins Rd. NE, Suite 201, Cedar Rapids, IA 52402, (319) 395-9550.

KANSAS: Overland Park: 7300 College Blvd., Lighten Plaza, Overland Park, KS 66210, (913) 451-4511.

MARYLAND: Columbia: 8815 Centre Park Dr., Columbia MD 21045, (301) 984-2003.

MASSACHUSETTS: Waltham: 950 Winter St., Waltham, MA 02154, (617) 895-9100.

MICHIGAN: Farmington Hills: 33737 W. 12 Mile Rd., Farmington Hills, MI 48018, (313) 853-1589; Grand Rapids: 3075 Orchard Vista Dr. S.E., Grand Rapids, MI 49506, (616) 957-4200.

MINNESOTA: Eden Prairie: 11000 W. 78th St., Eden Prairie, MN 55344 (612) 828-3900.

MISSOURI: St. Louis: 11816 Borman Drive, St. Louis, MO 63146, (314) 669-7600.

NEW JERSEY: Iselin: 485E U.S. Route 1 South, Parkway Towers, Iselin, NJ 08830 (201) 750-1050.

NEW MEXICO: Albuquerque: 2820-D Broadbent Pkwy NE, Albuquerque, NM 87107, (505) 345-2555.

NEW YORK: East Syracuse: 8365 Collamer Dr., East Syracuse, NY 13057, (315) 463-9291; Melville: 1895 Walt Whitman Rd., P.O. Box 2936, Melville, NY 11747, (516) 454-8800; Pittsford: 2851 Clover St., Pittsford, NY 14534, (716) 385-6770; Poughkeepsie: 385 South Rd., Poughkeepsie, NY 12601, (914) 473-2900.

NORTH CAROLINA: Charlotte: 8 Woodlawn Green, Woodlawn Rd., Charlotte, NC 28210, (704) 527-0833; Raleigh: 2809 Highwoods Blvd., Suite 100, Raleigh, NC 27625, (919) 876-2725.

OHIO: Beachwood: 23775 Commerce Park Rd., Beachwood, OH 44122, (216) 464-6100; Beavercreek: 4200 Colonel Glenn Hwy., Beavercreek, OH 45431, (513) 427-6200.

OREGON: Beaverton: 6700 SW 105th St., Suite 110, Beaverton, OR 97005, (503) 843-8758.

PENNSYLVANIA: Blue Bell: 670 SENTRY Pkwy, Blue Bell, PA 19422, (215) 825-9500.

PUERTO RICO: Hato Rey: Mercantil Plaza Bldg., Suite 505, Hato Rey, PR 00918, (809) 753-8700.

TENNESSEE: Johnson City: Erwin Hwy, P.O. Drawer 1255, Johnson City, TN 37805 (615) 481-2192.

TEXAS: Austin: 12501 Research Blvd., Austin, TX 78759, (512) 250-7655; Richardson: 1001 E. Campbell Rd., Richardson, TX 75081, (214) 880-5082; Houston: 9100 Southwest Frwy., Suite 250, Houston, TX 77074, (713) 778-8592; San Antonio: 1000 Central Parkway South, San Antonio, TX 78232, (512) 496-1779.

UTAH: Murray: 5201 South Green St., Suite 200, Murray, UT 84123, (801) 266-8972.

WASHINGTON: Redmond: 5010 148th NE, Bldg B, Suite 107, Redmond, WA 98052, (206) 881-3080.

WISCONSIN: Brookfield: 450 N. Sunny Slope, Suite 150, Brookfield, WI 53005, (414) 782-2899.

CANADA: Nepean: 301 Moodie Drive, Mallorn Center, Nepean, Ontario, Canada, K2H9C4, (613) 728-1970; Richmond Hill: 280 Centre St. E., Richmond Hill, L4C1B1, Ontario, Canada, (416) 884-9181; St. Laurent: Ville St. Laurent, Quebec, Q4B0 Trans Canada Hwy., St. Laurent, Quebec, Canada H4S1R7, (514) 336-1860.

ARGENTINA: Texas Instruments Argentina Viamonte 1119, 1053 Capital Federal, Buenos Aires, Argentina, 54174-3899.

AUSTRALIA (& NEW ZEALAND): Texas Instruments Australia Ltd.: 6-10 Talavera Rd., North Ryde (Sydney), New South Wales, Australia 2113, 2 + 887-1122; 5th Floor, 418 St. Kilda Road, Melbourne, Victoria, Australia 3004, 2 + 287-4677; 171 Philip Highway, Elizabeth, South Australia 5112, 8 + 255-2066.

AUSTRIA: Texas Instruments Ges.m.b.H.: Industriestrasse B/16, A-2345 Brunn/Gebrige, 2338-946210.

BELGIUM: Texas Instruments N.V. Belgium S.A.: 11, Avenue Jules Bondeletan 11, 1140 Brussels, Belgium, (02) 242-3080.

BRAZIL: Texas Instruments Electronicos do Brasil Ltda.: Rua Paes Leme, 524-7 Andar Pinheiros, 05424 Sao Paulo, Brazil, 0815-6166.

DENMARK: Texas Instruments A/S, Mairielundvej 46E, 2730 Hørlev, Denmark, 2 - 91 74 00.

FINLAND: Texas Instruments Finland OY: Ahterantie 3, P.O. Box 81, ESPOO, Finland, (90) 0-461-422.

FRANCE: Texas Instruments France: Paris Office, BP 67 8-10 Avenue Morane-Saunier, 78141 Velizy-Villacoublay cedex (1) 30 70 1003.

GERMANY (Fed. Republic of Germany): Texas Instruments Deutschland GmbH: Haggertystrasse 1, 5050 Freising, 8181 + 80-4591; Kurfurterdamm 195/196, 1000 Berlin 15, 30 + 882-7385; III, Hagen 43/Kibbelstrasse, 19, 4300 Essen, 201-24250; Kirchhofstrasse 2, 3000 Hannover 51, 151 + 648021; Maybachstrabe 11, 7302 Ostfildern 2-Nellingen, 711 + 34030.

SPAIN: Texas Instruments Espana, S.A.: C/ Jose Lazo Galdiano 6, No. Madrid 28036, 1/458-14-58.

SWEDEN: Texas Instruments International Trade Corporation (Sverigesfiliellen): S-164-93, Stockholm, Sweden, 8 - 752-5900.

SWITZERLAND: Texas Instruments, Inc., Reidstrasse 6, CH-8953 Dietikon (Zuerich) Switzerland, 1-740 2220.

TAIWAN: Texas Instruments Supply Co., 9th Floor Bank Tower, 205 Tun Hwa Rd., Taipei, Taiwan, Republic of China, 2 + 713-9311.

UNITED KINGDOM: Texas Instruments Limited: Wanton Lane, Bedford, MK41 7PA, England, 0234 270111.

HONG KONG: Texas Instruments Hong Kong Ltd., 8th Floor, World Shipping Ctr., 7 Canton Rd., Kowloon, Hong Kong, (852) 3-7951223.

IRELAND: Texas Instruments (Ireland) Limited: 7/B Harcourt Street, Stillorgan, County Dublin, Eire, 1 781677.

ITALY: Texas Instruments Italia S.p.A. Divisione Semiconduttori: Viale Europa, 40, 20093 Colnago Monzese (Milano), (02) 253001; Via Castello della Magliana, 38, 00148 Roma, (06) 5222651; Via Amanda, 17, 40100 Bologna, (051) 554004.

JAPAN: Tokyo Marketing/Sales (Headquarters): Texas Instruments Japan Ltd., MS Shibaura Bldg., 9F, 4-13-23 Shibaura, Minato-ku, Tokyo 108, Japan, 03-769-8700. Texas Instruments Japan Ltd.: Nishihara Bldg. 5F, 30 Imabashi 3-chome, Higashi-ku, Osaka 541, Japan, 06-294-1981; Daini Toyota West Bldg. 7F, 10-27 Meieki 4-chome, Nakamura-ku, Nagoya 460, 052-583-8891; Daichi Seimei Bldg. 6F, 3-10 Oyama-cho, Kanazawa 920, Ishikawa-ken, 0762-23-5471; Daichi Olympiic/Fachikawa Bldg. 6F, 1-25-12 Akabono-cho, Tachikawa 190, Tokyo, 0425-27-6426; Matsumoto Showa Bldg. 6F, 2-11 Fukushi 1-chome, Matsumoto 390, Nagano-ken, 0263-33-1080; Yokohama Nishikuchi RN Bldg. 6F, 2-8-4 Kita-Saiwai-cho, Nishi-ku, Yokohama 220, 045-322-6741; Nihon Seimei Kyoto Yasaka Bldg. 5F, 843-2 Higashi Shiohokichiji, Nishinomiya Higashi-ku, Shiohoku, Shimogyo-ku, Kyoto 600, 075-341-7713; 2597-1, Aza Harauchi, Oaza Yasaka, Kitaku 873, Oita-ken, 09788-3-3211; Miho Plant, 2350 Kihara Mihomura, Inashiki-gun 300-04, Ibaragi-ken, 0298-85-2541.

KOREA: Texas Instruments Korea Ltd., 28th Fl., Trade Tower, #159, Samsung-Dong, Kangnam-ku, Seoul, Korea 2 + 551-2810.

MEXICO: Texas Instruments de Mexico S.A.: Alfonso Reyes-115, Col. Hipodromo Condesa, Mexico, D.F., Mexico 06120, 525/525-3860.

MIDDLE EAST: Texas Instruments: No. 13, 1st Floor Manna Bldg., Diplomatic Area, P.O. Box 26335, Manama Bahrain, Arabian Gulf, 973 + 274861.

NETHERLANDS: Texas Instruments Holland B.V.: 19 Hogepluweg, 1100 AZ Amsterdam-Zuidvost, Holland 20 + 5602911.

NORWAY: Texas Instruments Norway A/S: PB106, Refstad 0685, Oslo 6, Norway, (2) 155990.

PEOPLES REPUBLIC OF CHINA: Texas Instruments China, Inc., Beijing Representative Office, 7-05 Citic Bldg., 19 Jianguomenwai Dajie, Beijing, China, (861) 5002255, Ext. 3750.

PHILIPPINES: Texas Instruments Asia Ltd.: 14th Floor, Ba- Lapiano Bldg., Paseo de Roxas, Makati, Metro Manila, Philippines, 817-60-31.

PORTUGAL: Texas Instruments Equipamentos Electronico (Portugal), Lda.: Rua Eng. Frederico Ulrich, 2560 Moreira Da Maia, 4470 Maia, Portugal, 2-948-1003.

SINGAPORE (+ INDIA, INDONESIA, MALAYSIA, THAILAND): Texas Instruments Singapore (PTE) Ltd., Asia Pacific Division, 101 Thompson Rd. #23-01, United Square, Singapore 1130, 350-8100.

SPAIN: Texas Instruments Espana, S.A.: C/ Jose Lazo Galdiano 6, No. Madrid 28036, 1/458-14-58.

SWEDEN: Texas Instruments International Trade Corporation (Sverigesfiliellen): S-164-93, Stockholm, Sweden, 8 - 752-5900.

SWITZERLAND: Texas Instruments, Inc., Reidstrasse 6, CH-8953 Dietikon (Zuerich) Switzerland, 1-740 2220.

TAIWAN: Texas Instruments Supply Co., 9th Floor Bank Tower, 205 Tun Hwa Rd., Taipei, Taiwan, Republic of China, 2 + 713-9311.

UNITED KINGDOM: Texas Instruments Limited: Wanton Lane, Bedford, MK41 7PA, England, 0234 270111.



