FE6000

Enhanced CPU and Peripheral Control Logic

- 100% Hardware (Register Level) and Software Compatible to the IBM* Personal System/2* Models 50, 60, 70 and 80
- Functionality Equivalent to the following:
  - Two 8259 Interrupt Controllers
  - 8254 Timer
  - Watchdog Timer Logic
  - System Board I/O Decode Logic
  - Peripheral Bus Control Generator
  - NMI Generator
  - Error Control Logic
- Interfaces Directly to the Channel

- Operates in an 80286, 80386 or 80386SX System
- Math Coprocessor Support (80287, 80387/80387SX, Weitek 3167 or compatible)
- Programmable Option Select (POS) Logic
- Clock Generation Logic for 80287 Math Coprocessor Keyboard Controller
- Support for External CMOS RAM for Storage of Configuration Data
- Extended Setup Facility™ (ESF™)
- Low Power 1.25 Micron CMOS Technology
- 132 Lead JEDEC Plastic Quad Flat Pack

As part of the Western Digital® FE5400 and FE6500 chip sets, the FE6000 CPU and Peripheral Control Logic integrated circuit significantly facilitates the design and implementation of system boards compatible with IBM's Micro Channel* Architecture. It decreases the design complexity and saves space by combining the functions of many discrete arrays and components, while reducing system cost and increasing system reliability.

The Extended Setup Facility (ESF) is a fully compatible enhancement that allows designers to easily configure additional functionality such as a Winchester Controller, LAN Adapter, Additional Serial Port on the system board. This facility can help reduce costs and provide system level product differentiation. Figure 1 shows a typical system diagram using the FE5400 or FE6500 chip sets.


Figure 1. System Diagram (Devices with Bold Outlines are Available from Western Digital Corporation)

WESTERN DIGITAL

Disclaimer
Western Digital Corporation makes no representation or warranty of any kind with regard to the hardware and documentation herein described and especially disclaims any implied warranties of merchantability or fitness for any particular purpose. Further, Western Digital Corporation reserves the right to revise this hardware and associated documentation and to make changes from time to time in the content without obligation of Western Digital Corporation to notify any person of such revisions or changes.

Table of Contents

List of Figures

List of Tables

Figure 2. FE6000 Block Diagram

PIN 1 INDICATOR

17　　1　　117

18

116

FARADAY
FE6000

50

84

51　　　　83

132- PIN JEDEC FLAT PACK

Figure 3. Pin Diagram

PIN	-	NAME	PIN	-	NAME	PIN	-	NAME	PIN	-	NAME
1	-	SD6	34	-	SA14	67	-	RESET387	100	-	RTCWR
2	-	VDD	35	-	VDD	68	-	VSS	101	-	VSS
3	-	SD5	36	-	SA13	69	-	CMOSA10	102	-	RTCRD
4	-	CLK387	37	-	SA12	70	-	CMOSA9	103	-	RTCAS
5	-	SD4	38	-	SA11	71	-	CMOSA8	104	-	IOW
6	-	SD3	39	-	SA10	72	-	CMOSA7	105	-	IOR
7	-	SD2	40	-	SA9	73	-	CMOSA6	106	-	MEMWR
8	-	WTKIRQ13	41	-	SA8	74	-	CMOSA5	107	-	MEMRD
9	-	SD1	42	-	SA7	75	-	CMOSA4	108	-	CLK287
10	-	SD0	43	-	SA6	76	-	VSS	109	-	CLK8742
11	-	VSS	44	-	SA5	77	-	CMOSA3	110	-	SDCBA
12	-	CHCK	45	-	SA4	78	-	CMOSA2	111	-	SDEN
13	-	VSS	46	-	SA3	79	-	CMOSA1	112	-	SDDTR
14	-	BUSY287	47	-	SA2	80	-	CMOSA0	113	-	STEN
15	-	ERROR287	48	-	SA1	81	-	MHZ14	114	-	CMOSA12
16	-	RESET	49	-	SA0	82	-	NMI	115	-	VSS
17	-	MHZ28	50	-	VSS	83	-	DRVAUDIO	116	-	CMOSA11
18	-	PARERR	51	-	IRQ11	84	-	SYSSTA	117	-	BUSY286
19	-	CDSSETEN	52	-	IRQ10	85	-	CMOSCS	118	-	CSA
20	-	MHZ30	53	-	IRQ9	86	-	VDD	119	-	CSB
21	-	SERINT2	54	-	RTCIRQ	87	-	INTR	120	-	CMDBUF
22	-	SERINT1	55	-	IRQ7	88	-	VSS	121	-	CDSETUP0
23	-	INT2EN	56	-	IRQ6	89	-	NPS1	122	-	CDSETUP1
24	-	INT1EN	57	-	IRQ5	90	-	PPCS	123	-	VDD
25	-	AUXINT	58	-	IRQ4	91	-	SERCS2	124	-	CDSETUP2
26	-	DACK	59	-	IRQ3	92	-	SERCS1	125	-	VSS
27	-	PROMCS	60	-	KYBDINT	93	-	FDCCS	126	-	CDSETUP3
28	-	HLDA	61	-	M/IO	94	-	CS8742	127	-	CDSETUP4
29	-	IRQ15	62	-	CMD	95	-	PPEM	128	-	CDSETUP5
30	-	IRQ14	63	-	ADL	96	-	VGASETUP	129	-	CDSETUP6
31	-	EDRENA	64	-	CHS1	97	-	IORDY	130	-	CDSETUP7
32	-	IRQ12	65	-	CHS0	98	-	REFREQ	131	-	CHRST
33	-	SA15	66	-	CDSFDBK	99	-	VDD	132	-	SD7

1.0 PIN DESCRIPTION

PIN NO.	NAME	TYPE	FUNCTION
			INTERRUPT CONTROLLER
60	KYBDINT	I	KEYBOARD INTERRUPT—Driven by the system keyboard controller.
22	SERINT1	I	SERIAL INTERRUPT 1—Internally switched with SERINT2 to share IRQ3 and IRQ4 under software control. The Program Control Register (PCR) and Setup Register 0102H are used to assign the serial interrupt signals.
21	SERINT2	I	SERIAL INTERRUPT 2—Internally switched with SERINT1 to share IRQ3 and IRQ4 under software control. The Program Control Register (PCR) and Setup Register 0102H are used to assign the serial interrupt signals.
54	RTCIRQ	I	REAL TIME CLOCK INTERRUPT—Generated by the system Real-Time Clock module.
25	AUXINT	I	AUXILIARY INTERRUPT—Driven by the system keyboard controller
59	IRQ3	I	INTERRUPT REQUESTS—Asynchronous inputs that may be shared by other interrupting devices.
58	IRQ4		
57	IRQ5		
56	IRQ6		
55	IRQ7		
53	IRQ9		
52	IRQ10		
51	IRQ11		
32	IRQ12		
30	IRQ14		
29	IRQ15		
24	INT1EN	I	SERIAL INTERRUPT 1 ENABLE—System-generated programmable output that gates the interrupt signal SERINT1 from the associated serial device. This line may be left open to enable the interrupt.
23	INT2EN	I	SERIAL INTERRUPT 2 ENABLE—System-generated programmable output that gates the interrupt signal SERINT2 from the associated serial device. This line may be left open to enable the interrupt.
87	INTR	O	INTERRUPT—Drives the system CPU interrupt pin.
			TIMERS
17	MHZ28	I	28.636 MHz—Basic clock used for all FE6000 internal functions (timers, wait generator, bus interface logic).
20	MHZ30 (optional)	I	30.0 MHz—This input drives the coprocessor and keyboard clock outputs appropriately. See Pins 108 and 109, below.
81	MHZ14	O	14.318 MHz—This clock output drives the Channel OSC line.
98	REFREQ	O	REFRESH REQUEST—This timer output is used to request a refresh cycle by the CACP and DMA controller.
83	DRVAUDIO	O	DRIVE AUDIO—This output drives the audio summing network shared by the Channel audio line. This output is Timer 2 OUT gated by Control Port B (0061H) bit 0.
108	CLK287	O	287 CLOCK—This is a 33% duty cycle clock derived from the MHZ30 clock input divided by 3. Its specification is suitable for the 80287 math coprocessor.
109	CLK8742	O	8742 CLOCK—This clock drives the keyboard controller. It is derived from the 30 MHz clock input divided by 3.

O   Output,   I = Input,   I/O = Bi-directional

PIN NO.	NAME	TYPE	FUNCTION
			SYSTEM BOARD SETUP
66	CDSFDBK	I	CARD SELECTED FEEDBACK—This Channel signal indicates that the addressed slave is present.
19	CDSSETEN	I	CARD SETUP ENABLE—This signal is the timing decode for 0100H-0107H from the FE5010 / FE6010.
121 122 124 126 127 128 129 130	CDSETUP0 CDSETUP1 CDSETUP2 CDSETUP3 CDSETUP4 CDSETUP5 CDSETUP6 CDSETUP7	O	CARD SETUP—Each signal drives a Channel slot.
95	PPEM	O	PARALLEL PORT EXTENDED MODE—When asserted, this signal puts the parallel port into Extended (bidirectional) Mode.
131	CHRST	O	CHANNEL RESET—This software-generated signal resets all Channel resident adapters and system board IO devices only. It is located in register 0096H Bit 7.
96	VGASETUP	O	VGA SETUP—Tells the PVGA device to enter Setup Mode.
			SYSTEM CONTROL REGISTERS
84	SYSSTA	O	SYSTEM STATUS—This signal is used to drive a system status LED.
			80287 COPROCESSOR INTERFACE
15	ERROR287	I	ERROR 287—Driven by the coprocessor, this signal indicates that the coprocessor has encountered an error condition. This condition causes an interrupt (13H) to be issued and holds the BUSY 286 signal in the busy state. The busy and interrupt are cleared by issuing an 8 bit IO write command to location 00F0H with data equal to 00H. For 80387/80387SX-based systems, this pin should be connected to the ERROR pin.
14	BUSY287	I	BUSY 287—Driven by the coprocessor, this signal indicates the coprocessor is currently executing a command. This can also be used on 80386(SX)/80387(SX)-based systems.
117	BUSY286	O	BUSY 286—Indicates the coprocessor is currently executing a command.
			80387/80387SX COPROCESSOR INTERFACE
4	CLK387		For systems using an 80387 or 80387SX, this pin should be connected to the CLK phase of the coprocessor. It is used to synchronize the coprocessor logic to the coprocessor clock. For systems with non-Intel coprocessors, this pin should be left unconnected.
8	WTKIRQ13		For systems implementing a Weitek 3167 (or compatible) math coprocessor this pin should be connected to the IRQ13 pin of the EMC (Extended Math Coprocessor) socket. It is used to generate an interrupt 13 to the system when the Weitek coprocessor requires service. This pin has dual functions. At power-up (trailing edge of RESET) the state of this pin is latched to determine whether the FE6000 will implement an 80286, 80386, or 80386SX-compatible math interface. For an 80286-based system, this pin should be left unconnected. For an 80386/80386SX system, this pin should be pulled down with a 100 ohm resistor. For an 80386/80386SX system which includes a Weitek (or compatible) coprocessor, this pin should be connected to the IRQ13 pin of the Weitek device.

O = Output, I = Input, I/O = Bi-directional

PIN	NAME	TYPE	FUNCTION
67	RESET387		For systems using an 80387 or 80387SX, this pin should be connected to the reset pin of the coprocessor. It is used to initialize the internal coprocessor logic. For systems with other coprocessors this pin should not be connected.
113	STEN		For systems using a 80387 or 80387SX, this pin should be connected to the STEN pin of the coprocessor. This signal acts as an enable for the coprocessor. For systems with other coprocessors, this pin should be left unconnected.
			EXTERNAL DEVICE ENABLE
28	HLDA	I	HOLD ACKNOWLEDGE—This line indicates when the CPU has given the system MPU local bus to another master (Channel bus master or DMA controller). It is used to prevent non-system CPU access to locations 0000–00FFH in the FE6000.
27	PROMCS	I	PROM CHIP SELECT–This signal indicates an access to a PROM location and is activated on read accesses to the PROM address spaces E0000 - FFFFFH, FE0000 - FFFFFFH (80286 and 80386SX systems), or FFFE0000 - FFFFFFFFH (80386 systems). These lines are used by the Wait/Ready logic to control the length of the bus cycle for PROM access. This pin should be tied high in systems where the PROM is not on the peripheral bus (e.g. FE5030-based systems).
26	DACK	I	FLOPPY DMA ACKNOWLEDGE–This pin is activated on a DMA Transfer to the floppy disk. It is used by the Wait/Ready logic to control the length of the bus cycle for the floppy DMA.
94	CS8742	O	CHIP SELECT 8742—This signal is the chip select to the keyboard/auxiliary device controller.
93	FDCCS	O	FLOPPY DISK CONTROLLER CHIP SELECT—This signal is the chip select to the floppy disk controller.
90	PPCS	O	PARALLEL PORT CHIP SELECT—This signal is the chip select to the parallel port controller.
92	SERCS1	O	SERIAL CHIP SELECT 1—This signal is the chip select for the first serial port controller.
91	SERCS2	O	SERIAL CHIP SELECT 2—This signal is the chip select for the second serial port controller.
89	NPS1	O	NUMERIC PROCESSOR SELECT—This signal is the chip select for the math coprocessor.
118	CSA	O	CHIP SELECT A—This signal is a software-programmable chip select.
119	CSB	O	CHIP SELECT B—This signal is a software-programmable chip select.
			PERIPHERAL BUS CYCLE
10	SD0	I/O	SYSTEM DATA—These bi-directional lines are the low byte of data from the Channel data bus (buffered).
9	SD1		
7	SD2		
6	SD3		
5	SD4		
3	SD5		
1	SD6		
132	SD7		

O Output, I = Input, I/O = Bi-directional

PIN NO.	NAME	TYPE	FUNCTION
49	SA0	I	SYSTEM ADDRESS—These 16 address lines are used to decode the appropriate loca-
48	SA1		tions of the system CPU 64K IO space.
47	SA2		These lines should be connected to the channel address bus (0...15).
46	SA3		
45	SA4		
44	SA5		
43	SA6		
42	SA7		
41	SA8		
40	SA9		
39	SA10		
38	SA11		
37	SA12		
36	SA13		
34	SA14		
33	SA15		
65	$\overline{CHS0}$	I	CHANNEL STATUS and MEMORY I/O—These three lines encode information on the
64	$\overline{CHS1}$		type of Channel bus cycle.
61	M/$\overline{IO}$		
62	$\overline{CMD}$	I	COMMAND—This signal defines when data to or from the Channel is valid.
120	$\overline{CMDBUF}$	O	COMMAND BUFFERED—This signal is a buffered $\overline{COMMAND}$ output provided to latch the peripheral address bus externally.
63	$\overline{ADL}$	I	ADDRESS DECODE LATCH—This line is used to set the direction control lines for the IO data bus.
16	$\overline{RESET}$	I	RESET—This signal initializes all the internal logic to a power on state.
105	$\overline{IOR}$	O	I/O READ, I/O WRITE, MEMORY READ, and MEMORY WRITE—These signals com
104	$\overline{IOW}$		prise the command information for peripheral bus cycles, and track the Channel cycle.
107	$\overline{MEMRD}$		
106	$\overline{MEMWR}$		
97	IORDY	O	I/O READY—This signal indicates the FE6000 is finished with the current bus cycle. It is deactivated to extend the current system MPU bus cycle.
112	$\overline{SDDTR}$	O	SD BUS DATA TRANSMIT/READ, $\overline{SD BUS ENABLE}$, SD BUS CLOCK (latches when
111	$\overline{SDEN}$	O	clock is low)—These three lines control the address and data buffer latches for the
110	SDCBA	O	peripheral bus. When $\overline{SDDTR}$ is asserted, the bus cycle is a read.
103	RTCAS	O	REAL TIME CLOCK ADDRESS SELECT—This signal latches the address into the Real Time Clock module.
102	$\overline{RTCRD}$	O	REAL TIME CLOCK READ/WRITE—These two lines are the command lines to the Real
100	$\overline{RTCWR}$		Time Clock Module.

O = Output, I = Input, I/O = Bi-directional

EXTENDED CMOS RAM INTERFACE			
80	CMOSA0	O	CMOS ADDRESS—These 13 lines are used to address the Extended CMOS RAM.
79	CMOSA1		
78	CMOSA2		
77	CMOSA3		
75	CMOSA4		
74	CMOSA5		
73	CMOSA6		
72	CMOSA7		
71	CMOSA8		
70	CMOSA9		
69	CMOSA10		
116	CMOSA11		
114	CMOSA12		
85	CMOSCS	O	CMOS CHIP SELECT—This line is used to select the Extended CMOS RAM.
31	EDRENA	I	ESF DATA REGISTER PORT ENABLE—This signal from the FE5010/FE6010 indicates that the ESF Data Register is being read or written.
NMI CONTROL			
12	CHCK	I/O	CHANNEL CHECK—This signal is the Channel error indication. It is driven by bus resident adapters. During a bus master DRAM cycle the system board drives this line if a parity error occurs.
18	PARERR	I	PARITY ERROR—This signal is the output of the DRAM controller parity generator.
82	NMI	O	NON-MASKABLE INTERRUPT—This signal is "wire OR" with the FE5010/FE6010 NMI signal to drive the system CPU NMI line.
MISCELLANEOUS			
2,35,68, 86,99,123	V_{DD}	I	+5 V Power Supply
11,13,50, 76,88,101, 115, 125	V_{SS}	I	0V Ground

O = Output, I = Input, I/O = Bi-directional

The FE5400/FE6500 I/O map is shown in Table 1.

ADDRESS RANGE	LOCATION	FUNCTION
0000 to 000FH	FE5010/FE6010	DMA Controller, Channels 0-3 [1]
0018H	FE5010/FE6010	Extended Function Register [1]
001AH	FE5010/FE6010	Extended Function Execute [1]
0020 to 0021H	FE6000	Interrupt Controller 1
0040,0042-0044,0047H	FE6000	System Timers
0060H	FE6000	Keyboard Data Port
0061H	FE6000	System Control Port B
0064H	FE6000	RD=Kybd status, WR=Kybd command
0070H	FE6000	RTC/CMOS Address Register, NMI Mask
0071H	FE6000	RTC/CMOS Data Port
0074H	FE6000	EAR0 Extended CMOS RAM, ESF
0075H	FE6000	EAR1 Extended CMOS RAM
0076H	FE6000	Extended CMOS RAM data port
0081 to 0083, 0087H	FE5010/6010	DMA Page Registers (0-3) [1]
0089 to 008B, 008FH	FE5010/6010	DMA Page Registers (4-7) [1]
0090H	FE5010/6010	AC [1]
0091H	FE6000	Card Selected Feedback
0092H	FE6000	System Control Port A
0094H	FE6000	System Board Setup
0096,0097H	FE6000	POS, Channel Connector Select
00A0 to 00A1H	FE6000	Interrupt Controller 2
00C0 to 00DFH	FE6000	DMA Controller (even only) [1]
00F0H	FE6000	Coprocessor Clear Busy
00F1H	FE6000	Coprocessor Reset
00F8 to 00FFH	FE6000	Coprocessor
0100, 0101H	FE6000	System ID
0102 to 0107H	FE6000	System Board Configuration (POS)
0278 to 027BH	FE6000	Parallel Port 3
02F8 to 02FFH	FE6000	Alternate Serial Port
0378 to 037BH	FE6000	Parallel Port 2
03BC to 03BFH	FE6000	Parallel Port 1
03B4,03B5,03BA,03C0-03C5H	PVGA1	Video Subsystem [2]
03CE,03CF,03D4,03D5,03DAH	PVGA1	Video Subsystem [2]
03C6 to 03C9H	PVGA1	Video DAC [2]
03F0 to 03F7H	FE6000	Diskette Drive Controller
03F8 to 03FFH	FE6000	Primary Serial Port
0700H	FE5010/FE6010	ESF Data Register (Default)
[1] No Channel cycle is generated on these I/O addresses. [2] I/O location 03C3H (PVGA Enable Register) is in FE5010/FE6010.		

Table 1. System Level I/O Map

2.0 INTERRUPT CONTROLLER

The Interrupt Controller is functionally equivalent to two Intel* 8259 controllers cascaded together. It operates in level-sensitive mode and controls sixteen levels of interrupts, five internal, and eleven system interrupts. Interrupt Controller 1 is the master controller, located at I/O space 0020H and 0021H. Interrupt Con-troller 2 is the slave and is located at I/O space 00A0H and 00A1H. Interrupt Request 2 (IRQ2) from Interrupt Controller 1 is used to cascade the two controllers, as illustrated in Figure 4.

Note that the edge trigger mode is not available. Any or all of the interrupts may be masked. The non-maskable interrupt may be masked by setting Register (0070H, Bit 7.

Figure 4. Interrupt Controller Block Diagram

SYSTEM SOURCE	CHANNEL	LEVEL
Timer	—	0 [1]
Keyboard Port	—	1
Cascade	—	2 [1]
Alternate Serial Port	IRQ3	3
Pri.mary Serial Port	IRQ4	4
—	IRQ5	5
Floppy Disk	IRQ6	6
Parallel Port	IRQ7	7
RTC	—	8
PVGA	IRQ9	9
—	IRQ10	10
—	IRQ11	11
Mouse Port	IRQ12	12
Coprocessor	—	13 [1]
—	IRQ14	14
—	IRQ15	15

[1] This interrupt is internally generated in the FE6000.

Table 2. Interrupt Sharing

Interrupts may be shared by more than one hardware interrupt register. Table 2 shows the interrupt assignments in a typical system environment.

The auxiliary and serial port interrupt signals are discussed below:

❑ AUXINT is the interrupt from the auxiliary device. It is an active high input that is ORed with IRQ12 from the Channel. It is treated exactly like an IRQ12 interrupt.

❑ SERINT1 is an active high interrupt from Serial Port 1 (SP1). SERINT1 is masked by NINT1EN, which must be low in order to detect SERINT1. SERINT1 is ORed with IRQ3 or IRQ4, depending on the programming. If SP1 is enabled (See Section 4.0), and it is programmed to Alternate Addresses 02F8 - 02FFH, SERINT 1 is treated as IRQ3. It is treated as IRQ4 when SP1 is programmed to Primary Addresses 03F8 - 03FFH.

❑ SERINT2 is an active high interrupt from Serial Port 2 (SP2). SERINT2 is masked by NINT2EN, which must be low in order to detect SERINT2. SERINT2 is ORed with IRQ3 or IRQ4, depending on the programming. If SP2 is enabled (See Section 9.2.3), and it is programmed to Primary Addresses 03F8 - 03FFH, SERINT2 is treated as IRQ3. It is treated as IRQ4 when SP2 is programmed to Alternate Addresses 02F8 - 02FFH.

2.1 INTERRUPT CONTROLLER OPERATION

Figure 5 contains a functional diagram of an interrupt controller in the FE6000, providing an operational representation of how each controller works. The various interrupt controller functions are described below.

2.1.1 Interrupt Request Register (IRR) and In-Service Register (ISR)

Interrupts are handled by the IRR and the ISR. The IRR stores all the interrupt levels that are being serviced.

2.1.2 Priority Resolver

This function decodes the priorities of the bits set in the IRR. The highest priority is selected and strobed into the corresponding bit of the ISR during the INTA cycle.

2.1.3 Interrupt Mask Register

The IMR stores the bits that mask selected interrupt lines. Masking a higher priority input does not affect lower priority interrupt request lines.

2.1.4 Read/Write Control Logic

This function accepts commands from the CPU and allows the status of the Interrupt Controller to be read on the Data Bus. It contains the Initialization Command Word (ICW) and Operation Command Word (OCW) registers, that store the various control formats for device operation.

2.1.5 Cascade Buffer/Comparator

This function stores and compares the ID of the slave controller. In the FE6000 Interrupt Controller configuration, the CAS bus is an output from the master and an input to the slave. When a slave request line is activated and acknowledged, the master sends the ID of the slave, fixed at 2, to the CAS bus. This enables the slave to send its pre-programmed subroutine address to the data bus during the second INTA cycle. All handshaking is handled internally.

INTA   INT

IOR ──→○ READ/
IOW ──→○ WRITE
SA0   LOGIC

DECODE

CAS0 ←──→ CASCADE
CAS1 ←──→ BUFFER/
          COMP-
CAS2 ←──→ ARATOR

CONTROL LOGIC

INTERNAL DATA BUS

IRQ ── MASTER
    ── SLAVE

IN SERVICE REGISTER (ISR)	PRIORITY RESOLVER	INTERRUPT REQUEST REGISTER (IRR)

INTERRUPT MASK REGISTER (IMR)

0	8
1	9
2	10
3	11
4	12
5	13
6	14
7	15

Figure 5. Interrupt Controller Functional Diagram (Typical Master or Slave)

2.2 INTERRUPT SEQUENCE

The sequence of events that make up an interrupt system environment are described below:

1. One or more interrupts arrive from a peripheral device which sets the corresponding bit(s) in the IRR.

2. The request is evaluated and if the interrupt has not been masked, it is passed to the priority circuit and the Interrupt Controller sends an interrupt (INTR) to the CPU.

3. The CPU responds to the interrupt with an INTA cycle.

4. When the INTA is received, the priority is frozen and the highest priority ISR bit is set. The Interrupt Controller does not drive the data bus during this cycle.

5. The CPU initiates another INTA cycle that causes the Interrupt Controller to send an 8-bit vector to the CPU. Either the master or slave may be programmed to send the byte of data. As long as the ISR bit is set, all interrupts at the same level or lower are inhibited. In Special Mask Mode (SMM), only interrupts at the same level are inhibited. If a higher priority interrupt occurs during an interrupt service routine, it is only acknowledged if the CPU internal interrupt enable has been re-enabled.

   When the slave issues an interrupt, other interrupts from the slave are locked out. To preserve priority in the slave, that is, to allow higher interrupts to occur when a power interrupt is being serviced, Special Fully Nested Mode (SFNM) should be programmed in the master. See Section 2.9.4 for more details.

6. At the end of the second INTA cycle, one or two End-of-Interrupt (EOI) commands must be issued to complete the interrupt; one for the master and the other for the slave. This clears the appropriate bit in the ISR.

2.3 END OF INTERRUPT

There are three EOI commands: Specific, Non-Specific, and Automatic. When the Interrupt Controller is programmed to operate in modes that preserve fully nested interrupts, the CPU can determine which ISR bit to reset on EOI, since the current highest priority ISR bit is necessarily the last level acknowledged and serviced. In this case, a non-specific EOI can be issued. In Special Mask Mode, an ISR bit that is masked in the IMR is not cleared by a non-specific EOI.

When the fully nested structure is not preserved, a Specific EOI must be issued at the end of the interrupt service routine, which includes the ISR bit to reset. Both Specific and Non-Specific EOIs are issued with OCW2.

Automatic EOI (AEOI) automatically occurs on the trailing edge of the second INTA cycle. AEOI can only be used for the master, not the slave. AEOI is set with ICW4.

2.4 POLLED MODE

The Interrupt Controller may also be operated in Polled Mode. In this mode, interrupts should be masked by the CPU. An interrupt is detected when the software issues a poll command, setting P = 1 in OCW3. This results in an equivalent INTA cycle during the next read operation to the Interrupt Controller (i.e., IOR = 0, DECODE = 0) which sets the IS bit, if a request was made, and allows the priority level to be read. See Figure 6. The IRR remains frozen until the read cycle is complete. At the end of the process, Polled Mode is reset to zero.

D7	D6	D5	D4	D3	D2	D1	D0
I	—	—	—	—	W2	W1	W0

W0–W2: Binary code of the highest priority level requesting service.
I: Equal to "1" if there is an interrupt.

Figure 6. Interrupt Priority Level Using the Poll Command.

2.5 INTERRUPT PRIORITY

There are three types of interrupt priority:

❑   Fixed Priority
❑   Automatic Rotation
❑   Specific Rotation

2.5.1 Fixed Priority

In this mode, the interrupts are fully nested; IRQ0 is assigned the highest priority, and IRQ7 the lowest priority. Fixed priority is the default condition, unless Automatic or Specific Rotation is programmed with OCW3.

2.5.2 Automatic Rotation

Automatic Rotation is useful for applications where a number of interrupting devices have equal priority, as the priority is rotated between them. In this mode, the last interrupt serviced has the lowest priority. Figures 7 and 8 show the status of the ISR before and after Automatic Rotation. Once the interrupt with the highest priority (IRQ4 in Figure 7) has been serviced, its status changes from the highest to the lowest priority, as illustrated in Figure 7.

IRQ7	IRQ6	IRQ5	IRQ4	IRQ3	IRQ2	IRQ1	IRQ0
0	1	0	1	0	0	0	0

IRQ STATUS

Lowest Priority → Highest Priority

3	2	1	0	7	6	5	4

PRIORITY STATUS

Figure 7. Interrupt Priority Before Automatic Rotation

IRQ7	IRQ6	IRQ5	IRQ4	IRQ3	IRQ2	IRQ1	IRQ0
0	1	0	0	0	0	0	0

IRQ STATUS

Lowest Priority → Highest Priority

4	3	2	1	0	7	6	5

PRIORITY STATUS

Figure 8. Interrupt Priority After Automatic Rotation

lustrated in Figure 7.

2.5.3 Specific Rotation

Specific Rotation fixes the priorities by assigning one interrupt the lowest priority, and thus changing the priorities of the rest. For example, if IRQ4 is programmed to have the lowest priority, then the new order of priority is 5, 6, 7, 0, 1, 2, 3, and 4, with IRQ5 having the highest priority and IRQ4 the lowest priority.

Specific Rotation is programmed with OCW2 in two ways, Rotate on Specific EOI, and Set Priority. Note that priority changes can only be made during an EOI command by using Rotate on Specific EOI.

2.6 SPECIAL MASK MODE

Special Mask Mode (SMM) allows the interrupt priority structure to be dynamically changed. In SMM, when a bit is masked in OCW1, interrupts are inhibited at that level; all other levels, lower or higher, that are not masked are enabled. This selectively enables interrupts by changing the IMR. SMM is programmed with OCW3.

2.7 READING REGISTER STATUS

The status of the IRR and ISR can be read at Address 020H (master) and 0A0H (slave). Prior to the read status operation, indicate the register to be read with OCW3. The contents of the selected register can be read again, unless Polled Mode is selected, that is, there is no need to write another OCW3 to read the same register.

The IMR can be read at Addresses 021H and 0A1H.

2.8 INTERRUPT TRIGGERING

An interrupt request is recognized by a high level on the IRQ input. The interrupt request must be removed before the EOI is issued or before the CPU internal interrupt enable has been re-enabled. Otherwise, a second interrupt is detected.

The IRQ inputs must remain high until after the falling edge of the first INTA. See Figure 9. If the IRQ goes low before this time, the Interrupt Controller issues an Inter-

LATCH ARMED   EARLIEST IRQ CAN BE REMOVED   LATCH ARMED

EDGE TRIGGERED MODE ONLY

Figure 9. IRQ Triggering Timing Requirements (Note: I/O Address 20/21H applies to Master, A0/A1H applies to Slave.)

rupt Level 7 vector during the second INTA cycle, thus ignoring the false interrupt. This allows false interrupts caused by spurious noise glitches on the interrupt inputs to be detected.

If IRQ7 is needed for another purpose, a false IRQ7 can still be detected by reading the ISR. A normal IRQ7 sets the corresponding ISR bit; a false IRQ7 does not, except when a false IRQ7 occurs during a normal IRQ7. In this case, it is necessary to keep track of IRQ7 occurrences to determine default occurrences that may follow.

2.9 PROGRAMMING

The Interrupt Controller is initialized by writing a series of Initialization Command Words (ICWs) to each controller, whether master or slave. See Figure 10 for more information. After initialization, the controllers are ready to accept interrupt requests. Operation Control Words (OCWs) can then be used to change operating modes and command the controllers for various functions. The master and slave can be programmed to work in different modes.

INITIALIZATION (WRITE)   COMMAND (WRITE)

A → ICW 1   B → OCW 1
  → ICW 2   → OCW 2
  → ICW 3   → OCW 3
  → ICW 4

BYTE POINTER A
IS INITIALIZED BY IOW TO 20H OR A0H WITH DATA BIT 4 = 1. IT INCREMENTS SEQUENTIALLY WITH EACH IOW.

IOW ADRS ENDS IN

ICW 1   0
ICW 2   1
ICW 3   1
ICW 4   1

READY FOR COMMANDS

BYTE POINTER B
IS INITIALIZED BY IOW TO 21H OR A1H AFTER ICW3 OR ICW4

OCW 1   1
OCW 2   0
OCW 3   0

BYTE POINTER B
STAYS AT OCW3 UNTIL CHANGED BY IOW TO 20H OR A0H WITH DATA (4) = 1 (ICW1) OR IOW TO 21H OR A1H (OCW1)

IOR ADRS ENDS IN

IRR   0
ISR   0
IMR   1
STATUS (READ)

Figure 10. Interrupt Controller Programming Model (Note: I/O Address 20/21H applies to Master, A0/A1H applies to Slave.)

Table 3 indicates each read/write function and its corresponding address for Interrupt Controllers 1 and 2, master and slave respectively.

INTERRUPT CONTROLLER	ADDRESS	FUNCTION	READ/WRITE
1	020	ICW1	Write
1	021	ICW2	Write
1	021	ICW3	Write
1	021	ICW4	Write
1	021	OCW1	Write
1	020	OCW2	Write
1	020	OCW3	Write
1	020	IRR	Read
1	020	ISR	Read
1	021	IMR	Read
2	0A0	ICW1	Write
2	0A1	ICW2	Write
2	0A1	ICW3	Write
2	0A1	ICW4	Write
2	0A1	OCW1	Write
2	0A0	OCW2	Write
2	0A0	OCW3	Write
2	0A0	IRR	Read
2	0A0	ISR	Read
2	0A1	IMR	Read

Table 3. Interrupt Controller Function Map

2.9.1 Initialization Command Word 1 (ICW1)

The initialization sequence is started by writing ICW1 to Address 020H or 0A0H. ICW1 has a fixed format, illustrated in Figure 11. Initialization accomplishes the following:

1. The Interrupt Mask Register is cleared.

2. Fixed Priority Mode is selected.

3. The Slave Mode address is set to 2.

4. Special Mask Mode is cleared.

5. IRR is set for Status Read.

The next three commands to Addresses 021H or 0A1H load ICW2 through ICW4.

	7		6		5		4		3		2		1		0	
1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0

—	—	—	—	LEVEL TRIG MODE	—	CASCADE MODE	ICW4 NEEDED
0	0	0	1	1	0	0	1

Figure 11. ICW1   ☐ = **Nonprogrammable**

2.9.2 Initialization Command Word 2 (ICW2)

Bits 3-7 are the five most significant bits of the interrupt vector (T3-T7); they are programmable by the CPU. Bits 0-2 are generated by the Priority Resolver during the INTA cycle, according to the interrupt level. Refer to Table 2. Figure

INTERRUPT VECTOR TABLE START ADDRESS POINTER					—	—	—
T7	T6	T5	T4	T3	D2	D1	D0

D2	D1	D0	LEVEL MASTER	SLAVE
0	0	0	0	8
0	0	1	1	9
0	1	0	2	10
0	1	1	3	11
1	0	0	4	12
1	0	1	5	13
1	1	0	6	14
1	1	1	7	15

Figure 12. ICW2

12 shows the format for ICW2.

2.9.3 Initialization Command Word 3 (ICW3)

ICW3 initializes the master and slave. For the master, ICW3 sets a 1 for each IRQ input used to cascade a slave. For the slave, Bits 0-2 of ICW3 provide the Slave Mode address. Figure 13 shows the format for ICW3 for master and

INTERRUPT LEVEL HAS SLAVE															
YES	NO	YES	NO	YES	NO	YES	NO	YES	NO	YES	NO	YES	NO	YES	NO
0		0		0		0		0		0		1		0	

D2	D1	D0	SLAVE ID = 2
0	0	0	0
0	0	1	1
0	1	0	2
0	1	1	3
1	0	0	4
1	0	1	5
1	1	0	6
1	1	1	7

Figure 13. ICW3 Formats   ▨ **= Nonprogrammable**

2.9.4 Initialization Command Word 4 (ICW4)

ICW4 is used to program Special Fully Nested Mode (SFNM) and Automatic End of Interrupt (AEOI). See Figure 14 for details.

—	—	—	SPEC FULLY NEST MODE		—	—	AUTO EOI		—
0	0	0	YES	NO	0	0	AUTO	NORM	1

Figure 14. ICW4   ☐ = **Nonprogrammable**

2.9.5 Operation Control Word 1 (OCW1)

OCW1 sets and clears the mask bits in the IMR. See Figure 15. M0-M7 represent the eight mask bits, where M0 controls IRQ0, M1 controls IRQ1, and so on. Programming a 1 indicates that the interrupt is masked.

M7/S15		M6/S14		M5/S13		M4/S12		M3/S11		M2/S10		M1/S9		M0/S8	
YES	NO	YES	NO	YES	NO	YES	NO	YES	NO	YES	NO	YES	NO	YES	NO

Figure 15. OCW1 (Mask Reg)   Mn = **Master Mask Bit**
Sn = **Slave Mask Bit**

2.9.6 Operation Control Word 2 (OCW2)

Bits 5-7 (EOI, SL and R) of OCW2 control the EOI and Rotate modes and combinations of the two. See Figure 16. Bits 0-2 (L0-L2) of OCW2 determine which interrupt is affected when Bit 6 is active.

R	SL	EOI	—	—	IRQ LEVEL		
—	—	—	0	0	L2	L1	L0

R	SL	EOI	FUNCTION
0	0	1	Non-specific EOI Command
0	1	1	Specific EOI Command
1	0	1	Rotate On Non-specific EOI Command
1	0	0	Rotate In Automatic EOI Mode (set)
0	0	0	Rotate In Automatic EOI Mode (clear)
1	1	1	*Rotate On Specific EOI Command
1	1	0	*Set Priority Command
0	1	0	No Operation
			*L0–L2 ARE USED

L2	L1	L0	IRQ LEVEL MASTER	SLAVE
0	0	0	0	8
0	0	1	1	9
0	1	0	2	10
0	1	1	3	11
1	0	0	4	12
1	0	1	5	13
1	1	0	6	14
1	1	1	7	15

Figure 16. OCW2   ☐ = **Nonprogrammable**

2.9.7 Operation Control Word 3 (OCW3)

Bits 5 and 6 program Special Mask Mode (SMM). Sets Bits 5 (SMM) and 6 (ESMM) to 1 to program SMM. Refer to Figure 17. If SMM is set to zero, it resets the controller to Normal Mask Mode. Polled Mode is enabled when Bit 2 is set to 1. Set Bit 1 (RR) and Bit 0 (RIS) to 0 to read the status of the ISR on SD0-SD7 at Address 020H or 0A0H. Set Bit 1 to 1 and Bit 0 to 0 to read the status of the IRR on SD0-SD7 at Address 020H or 0A0H.

7		6		5		4		3		2	.	1		0	
1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0

—	SPECIAL MASK MODE		—	—	POLL CMD		READ REG COMMAND	
0	ESMM	SMM	0	1	YES	NO	RR	RIS

ESMM	SMM	SPECIAL MASK MODE
0	0	No Action
0	1	No Action
1	0	Reset Special Mask
1	1	Set Special Mask

RR	RIS	READ REG COMMAND
0	0	No Action
0	1	No Action
1	0	IR Reg On Next Rd Pulse
1	1	IS Reg On Next Rd Pulse

Figure 17. OCW3   = Nonprogrammable

3.0 TIMERS AND CLOCK GENERATION

The FE6000 has four counters or timers, designated Timers 0, 1, 2, and 3. See Figure 18.

Figure 17. System Timer Functional Block Diagram

3.1 TIMERS

Timer 1 generates Refresh requests, and is not programmable. The time generated is based on the 1.19 MHz clock and is divided by 18.

Timer 1 also generates the clocks to the 80287 and 8742 devices. The MHZ30 clock input is optional, making a lower cost implementation possible. If a MHZ30 clock input is connected to a 30.0 MHz clock, the output clock is 10 MHz. If not, this pin will be connected to a MHZ28 pin, in which case the output will 9.54 MHz.

Timers 0 and 2 are 16-bit, programmable binary or BCD down counters. Timer 3 is an 8-bit binary down counter which can be preset. All three timers are fully independent and can be programmed, except as noted, to operate in the modes shown in Table 4. Addresses 0040H, 0042H, and 0044H are the data ports for Timers 0, 2, and 3, respectively. Timers 0 and 2 are 16-bit, programmable, binary or BCD 16-bit synchronous down counters that can be preset.

MODE	DESCRIPTION
0	Interrupt on Terminal Count
1	Hardware Retriggerable One Shot (Timer 2 only)
2	Rate Generator
3	Square Wave
4	Software Retriggerable Strobe

Table 4. Counter Operating Modes

ADDRESS	FUNCTION
040H	Timer 0 Read/Write
042H	Timer 2 Read/Write
044H	Timer 3 Read/Write
043H	Control Word Reg. (Timer 0 & 2) Write Only
047H	Control Word Reg. (Timer 3) Write Only

Table 5. Counter/Timer Address Map

Figure 19. Internal Block Diagram of a Counter

3.2 PROGRAMMING

At power-up the counter mode, count value, and output of all counters and registers is undefined. Each counter must be programmed before it can be used.

Counters are programmed by writing a Control Word to the Control Word Register followed by an initial count. The Control Word indicates the counter being programmed and the format of the initial count (e.g. most significant only). Figure 20 shows the format for the Control Word for Timers 0 and 2 and 3 at their respective addresses.

3.2.1 Write Operations

When writing to each counter, the Control Word must be written before the initial count is written and the initial count must follow the format specified in the Control Word. As long as the conventions in the Control Word

formats are followed, no particular programming sequence is required.

A new initial count may be written to a counter at any time without affecting the programmed mode of the counter, provided the programmed format is followed. Counting is affected as described in the mode definitions.

————————————Caution————————————
When writing two-byte counts, do not transfer control to another routine that writes into the same counter between the first and second bytes. If you do so, the counter is loaded with an incorrect count.

3.2.2 Read Operations

The counters can be read in three ways: a read operation, the Counter Latch Command, and the Read-Back Command. A simple read operation to a counter requires that the CLK input of the selected counter be inhibited by

7		6		5		4		3		2		1		0	
1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0

SELECT COUNTER		READ/WRITE MODE		PROGRAM MODE			COUNT MODE	
SC1	SC0	RW1	RW0	M2	M1	M0	BCD	BNRY

SC1	SC0	SELECT COUNTER	RW1	RW0	READ/WRITE MODE	M2	M1	M0	PROGRAM MODE
0	0	Select Counter 0	0	0	Counter Latch Command	0	0	0	0
0	1	Reserved			(see Read Operations)	0	0	1	1
1	0	Select Counter 2	0	1	Read/Write	X	1	0	2
1	1	Read-back Command			least significant byte only	X	1	1	3
		(see Read Operations)	1	0	Read/Write	1	0	0	4
					most significant byte only	1	0	1	5
			1	1	Read/Write least significant byte first, then most significant byte				

(Register 0043H W/O)

SELECT COUNTER		SETUP MODE		RESERVED
SC1	SC0	RW1	RW0	0

SC1	SC0	SELECT COUNTER		RW1	RW0	SETUP MODE
0	0	Select Counter 3		0	0	Counter 0 Latch Command
0	1	Reserved		0	1	Read/Write
1	0	Reserved				least significant byte only
1	1	Reserved		1	0	Reserved
				1	1	Reserved

(Register 0047H W/O)

Figure 20. Control Word Formats   ▨ = **Nonprogrammable**

7		6		5		4		3		2		1		0	
1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0

—		—		STATUS/COUNTER SELECT				COUNTER SELECTED						—	
1		1		—	CNT	—	STS	COUNTER 2		COUNTER 1		COUNTER 0		0	

Figure 21. Read-Back Command

using the GATE input. If it is not inhibited, a false reading could result because the counter may change during the read.

––––––––––––––– Caution –––––––––––––––
When reading two-byte counts, do not transfer control to another routine that reads from the same counter between the first and second byte. This could result in an incorrect count being read.

Counter Latch Command—When a Counter Latch Command is issued in a Control Word (see Figure 20), the output latches OLs of the selected counter latch the current count of the CE. The count remains latched until read by the CPU or until the counter is reprogrammed. A subsequent counter latch command for the same counter is ignored if issued before the latches are read. A Counter Latch Command may be issued to more than one counter. It does affect the programmed mode of the counter.

Read-Back Command—When a Read-Back Command is issued in a Control Word (see Figure 21), the count, programmed mode, and current states of the OUT pin and Null Count flag of the selected counter(s) can be checked. The Read-Back Command can be used to latch multiple counter output latches OLs by setting D5 = 0 and by selecting the desired counter(s). This command is equivalent to several counter latch commands; one for each counter latched. As with the counter latch command, counts are held until read by the CPU or until the counter is reprogrammed.

Status information of the selected counter(s) can be latched by the Read-Back Command by setting status bit D4 = 0. The status is latched until read by the CPU with a read operation to the counter or until the counter is reprogrammed. Figure 21 shows the format for the counter status. Bits 0–5 indicate the programmed status of the counter as written into the Control Word Register.

D7 (Figure 22) allows the counter output to be monitored. The Null Count (NC) flag indicates the con-

OUTPUT	COUNT		READ/WRITE MODE		PROGRAM MODE			COUNT MODE	
STATE	NULL	AVAIL	RW1	RW0	M2	M1	M0	BCD	BNRY

Counter 0, 2 Status Byte

RW1	RW0	READ/WRITE MODE	M2	M1	M0	PROGRAM MODE
0	0	Counter Latch Command	0	0	0	0
		(see Read Operations)	0	0	1	1
0	1	Read/Write least significant byte only	X	1	0	2
1	0	Read/Write most significant byte only	X	1	1	3
1	1	Read/Write least significant byte first,	1	0	0	4
		then most significant byte	1	0	1	5

OUTPUT	COUNT		READ/WRITE MODE		RESERVED				
STATE	NULL	AVAIL	RW1	RW0	0				

Counter 3 Status Byte

RW1	RW0	READ/WRITE MODE
0	0	Counter 0 Latch Command
0	1	Read/Write least significant byte only
1	0	Reserved
1	1	Reserved

Figure 22. Counter Status Bytes   ☐ = **Nonprogrammable**

D7	D6	D5	COMMAND D4	D3	D2	D1	D0	DESCRIPTION	RESULT
1	1	0	0	0	0	1	0	Read back count and status of Counter 0	Count and status latched for Counter 0
1	1	1	0	0	1	0	0	Read back status—Counter 1	Status latched for Counter 1
1	1	1	0	1	1	0	0	Read back status of Counters 2, 1	Status latched for Counter 2, but not Counter 1
1	1	0	1	1	0	0	0	Read back count—Counter 2	Count latched for Counter 2
1	1	0	0	0	1	0	0	Read back count and status of Counter 1	Count latched for Counter 1, but not status
1	1	1	0	0	0	1	0	Read back status of Counter 1	Command ignored, status already latched for Counter 1

Figure 23. Read-Back Command Examples

dition of the CE. NC = 1 during a write operation to the Control Word Register or the counter. NC = 0 when a new count is loaded from the CRs to the CE. If the counter is programmed for two-byte counts, NC = 1 when the second byte is written.

Both the count and status of the selected counter(s) may be latched simultaneously by setting D4 and D5 to 0. This command is equivalent to two read-back commands. If

MODE	MIN COUNT	MAX COUNT
0	1	0
1	1	0
2	2	0
3	2	0
4	1	0
5	1	0
Note: 0 is equivalent to 2^{16} for binary counting and 10^4 for BCD counting.		

Figure 24. Minimum and Maximum Initial Counts

both the count and the status are latched with a read-back command, the first read operation to the selected counter(s) returns the status. The next read, or two reads if the counter is programmed for two-byte counts, returns the latched count. Subsequent reads return unlatched counts.

3.3 COUNTER OPERATION

Each counter may be set in one of five modes by writing a Control Word. When a Control Word is written to a counter, all Control Logic is immediately reset and OUT goes to a known initial state; no CLK pulse is required.

New counts are loaded and counters are decremented on the falling edge of CLK. The maximum possible initial count is 0-equivalent to 65536 in binary operation or 10000 in BCD. The counter does not stop when it reaches 0. In Modes 0, 1, 4, and 5 it wraps around to the highest

count (FFFF in binary operation or 9999 in BCD). In Modes 2 and 3, the counter is reloaded with the initial count and continues counting. Figure 24 shows minimum and maximum initial counts for each mode.

The GATE input is level-sensitive in Modes 0, 2, 3, and 4 and is sampled on the rising edge of CLK. In Modes 1, 2, 3, and 5 the GATE input is rising-edge sensitive-arising edge (trigger) sets an internal flip-flop whose output is sampled on the next rising edge of CLK. The flip-flop resets immediately after it is sampled. Note that in Modes 2 and 3, the GATE input is both edge-and-level-sensitive.

3.3.1 Mode 0—Interrupt on Terminal Count

Mode 0 is typically used for event counting. Writing the Control Word causes OUT to go low and remain low until the counter reaches 0. At this time OUT goes high and remains high. The counter continues to run until a new count or Control Word is written. Counting is enabled when GATE = 1. Disabling the count (GATE = 0) has no effect on OUT.

The initial count is loaded into the CE on the next CLK pulse after the Control Word and initial count are written. For an initial count of N, OUT goes high N+1 CLK pulses later. Writing a new count reloads the counter (CE) on the next CLK pulse and counting continues from the new count.

When writing a two-byte count, the first byte disables counting and OUT is set low. After writing the second byte, the new count is loaded on the next CLK pulse. This allows the counting sequence to be synchronized by the software.

Figure 25. Mode 0 Examples

If an initial count is written when GATE = 0, it is still loaded on the next CLK pulse. When GATE = 1, counting begins and OUT goes high N CLK pulses later. Figure 25 shows examples of Mode 0 operation.

3.3.2 Mode 1—Hardware Retriggerable One-Shot

Writing the Control Word causes OUT to go high. A trigger (i.e., GATE = 1) causes OUT to go low on the next CLK pulse and remain low until the counter reaches 0; this creates a one-shot pulse. At this time, OUT goes high and remains high until the next trigger. An initial count of N results in a one-shot pulse N CLK cycles long.

Since the one-shot is retriggerable, if another trigger occurs during a one-shot pulse, OUT remains low to extend the pulse for N CLK cycles. Writing a new count during a one-shot pulse has no effect unless the counter is retriggered, in which case the pulse extends from the new count. GATE has no effect on OUT. Figure 26 shows examples of Mode 1 operation. Mode 1 is valid for Counter 2 only.

3.3.3 Mode 2—Rate Generator

Mode 2 functions as a divide-by-N counter. It is typically used to generate a real-time clock interrupt. Writing the Control Word causes OUT to go high. When the initial-count reaches 1, OUT goes low for one CLK pulse. When OUT becomes high, the counter reloads the initial count and the process is repeated. For an initial count of N, the sequence repeats every N CLK cycles. Note that a count of one is illegal in Mode 2.

Figure 26. Mode 1 Examples

Counting is enabled when GATE = 1. GATE = 0 disables counting and forces OUT to high. A trigger reloads the counter with the initial count on the next CLK pulse. Using the GATE input allows counting to be synchronized with external events.

Writing a new count during a counting sequence has no effect unless the counter is triggered. If triggered, the count is extended by the new count on the next CLK pulse. If not, the new count is loaded at the end of the current counting cycle. Figure 27 shows examples of Mode 2 operation.

Figure 27. Mode 2 Examples

3.3.4 Mode 3—Square Wave Generator

Mode 3 is typically used for Baud rate generation. This mode is identical to Mode 2 except for the OUT duty cycle. Writing to the Control Word causes OUT to become high and remain high for the first half of the count. Then OUT becomes low and remains low for the remainder of the count. The cycle is repeated, creating a square wave with a period of N CLK cycles when the initial count is N.

If the counter is loaded with an even count, the OUT duty cycle is 50% (i.e., high = low = N2). For odd count values, OUT is high for one CLK cycle longer than it is low (i.e., high = (N+1)/2 and low = (N-1)/2). Figure 28 shows examples of Mode 3 operation

Figure 28. Mode 3 Examples

3.3.5 Mode 4—Software Triggered Strobe

Writing the Control Word causes OUT to go high. When the initial count expires, OUT goes low for one CLK cycle. The sequence is started by writing the initial count. Counting is enabled when GATE = 1. Disabling the count (GATE = 0) has no effect on OUT.

The initial count is loaded on the next CLK pulse after the Control Word and initial count are written. For an initial count of N, OUT goes low for one CLK cycle N+1 CLK cycles later.

If a new count is written during a counting sequence, it is loaded into the CE on the next CLK pulse and counting continues from the new count. When writing a two-byte count, the first byte has no effect on counting. After writing the second byte, the new count is loaded on the next CLK pulse. This allows the counting sequence to be retriggered by the software. Figure 29 shows examples of Mode 4 operation.

Figure 29. Mode 4 Examples

3.3.6 Mode 5—Hardware Triggered Strobe

Writing the Control Word causes OUT to go high. Counting is started by a trigger (i.e., rising edge of GATE) which loads the CE on the next CLK pulse. When the initial count N expires, N CLK cycles later, OUT goes low for one CLK cycle. GATE = 0 disables the counting.

Writing a new count during a counting sequence has no effect unless the counter is triggered. If triggered, the count is extended by the new count on the next CLK pulse. If not, the new count is loaded at the end of the current counting cycle. Figure 30 shows examples of Mode 5 operation. Mode 5 is valid only for Counter 2.


Figure 30. Mode 5 Examples

3.4 WATCHDOG TIMER OPERATION

The watchdog timer is set up by writing the control word for Timer 3 to Location 0047H and the count value to Location 0044H. Timer 3 is enabled to count on the first CLK pulse after the count is loaded to the CE. The CLK pulse for the watchdog timer is the output of Timer 0 and occurs every 55.05 ms.

The watchdog timer, Timer 3, can be enabled to monitor the IRQ0 service routine. When Timer 3 is loaded with a count of one and latched IRQ0 is pending for more than one CLK cycle, Timer 3 decrements to zero, generating a watchdog timeout and NMI. Write access to Timer 0 and 3 is not permitted when a watchdog time-out occurs. The watchdog timer implementation assumes that the

NMI vector in low memory has not been corrupted. System recovery may be invoked by the NMI service routine.

The IRQ0 Latch is reset by any of the following:

1. System Reset

2. IOW to 0061H D7 = 1

3. INTA (Interrupt Ack) with vector (D7:0) = 8

Timer 3 is disabled by resetting the IRQ0 Latch and then performing the steps described for the watchdog set up.

Figure 31. System Board Setup Functional Block Diagram

4.0 SYSTEM BOARD SETUP

The Programmable Option Select (POS) is implemented by I/O Registers 0091H, 0094H, 0096H, 0100H, 0101H, 0102H, and 0103H. For details, see Figure 31. POS eliminates switches from the system board and Channel adapters by incorporating programmable registers. The programmed configuration data and adapter ID numbers are then stored in the battery-packed CMOS RAM. This permits the Power-On Self-Test (POST) to automatically reconfigure the system whenever the system is powered on.

POS Registers 0100H and 0101H contain the system ID code. These registers are read-only, but can be written once to store the appropriate ID.

Figure 32 defines the bits in POS Registers 0102H and 0103H. Bit 0 of Register 0102H allows Bits 1, 2, and 4 to enable and disable their respective devices. In Compatible Mode (Bit 7 = 1), the parallel port is compatible with the PC/AT* printer port. In Extended Mode, it operates in Bi-directional mode, compatible with PS/2 MCA machines. This port is configured by POS Register 0102H, Bits 4–7.

The configuration of on-board serial ports is controlled by either POS Register 0102H or the Peripheral Control Register (PCR). The PCR is part of the Extended Setup Facility (ESF). The physical ports are identified as SP1 and SP2. There are two logical ports identified as the primary serial port at Locations 03F8–03FFH (IRQ4) and the alternate serial port at Locations 02F8–02FFH (IRQ3). SP1 is configured by POS Register 0102H, Bits 2 and 3. Note that Bits 2 and 3 are overridden in Extended Mode. For more information, see Section 9.0, Extended Setup Facility.

Figure 33 defines the bits for POS Registers 0091H, 0094H, and 0096H. POS Register 0091H, a read-only register, is used to determine if the PVGA, the system board, or a Channel adapter is present in the systems board peripherals. The Card Select Feedback $\overline{\text{CDSFDBK}}$ is set to zero when the address space of the adapter is accessed. Bit 0 of 0091H is set to one whenever $\overline{\text{CDSFDBK}}$ is asserted or when the system board I/O functions are accessed by an I/O cycle.

The Paradise® Video Graphics Array (PVGA1), system board peripherals and Channel adapters are configured or enabled by specific bit settings in Registers 0094H and 0096H. Bits 5 and 7 of Register 0094H configures PVGA Setup Mode and System Board Setup Mode, respectively. Bit 3 of Register 0096H enables Adapter Setup Mode.

─────────── Caution ───────────
Only one category of device can be in Setup Mode at a time. If more than one is in Setup Mode, bus conflicts occur.

7		6		5		4		3		2		1		0	
1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0
PARALLEL PORT MODE		PARALLEL PORT SETUP				PARALLEL PORT		SERIAL PORT SEL		SERIAL PORT (SP1)		FLOPPY CONTROL		SYSTEM BOARD IO	
PC/AT COMP	EXT	—		—		ENA	DIS	SP1 = PRIM	SP1 = ALT	ENA	DIS	ENA	DIS	ENA	DIS

0102H

6	5	Parallel Port Setup
0	0	PP1 3BC–Fh
0	1	PP2 378–Bh
1	0	PP3 278–Bh
1	1	undefined

RESERVED						DET 2		DET 1		RESERVED		SYS BD MEM	
1						0		1		1		ENA	DIS

0103H

Figure 32. POS Register Formats (0102H and 0103H)   [   ] **= Nonprogrammable or Default**

7		6		5		4		3		2		1		0	
1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0

RESERVED	CARD SEL FEEDBACK
—	YES NO

0091h Read Only

SYS BOARD	RESERVED	VGA ENABLE	RESERVED									
ENA SETUP (NML) MODE	— —	ENA SETUP (NML) MODE	—	—	—	—	—	—	—	—	—	—

0094H Read/Write

RESET CHANNEL	RESERVED						ADAPTER SETUP		CARD SELECT		
RSET —	READ AS 1	WRITE AS 0	READ AS 1	WRITE AS 0	READ AS 1	WRITE AS 0	ENA	DIS	—	—	—

0096H Read/Write

2	1	0	Card Select Slot
0	0	0	0
0	0	1	1
0	1	0	2
0	1	1	3
1	0	0	4
1	0	1	5
1	1	0	6
1	1	1	7

Figure 33. POS Register Formats (0091H, 0094H, and 0096H)   ☐ = Default

5.0 SYSTEM CONTROL REGISTERS

The FE6000 has two IBM MCA-compatible system control registers at 0061H (Control Port B) and 0092H (Control Port A). These ports are defined in Figures 34 and 35.

See Section 9.0 for details of other control registers.

6.0 COPROCESSOR INTERFACE

The coprocessor support function supplies error and control signals between the CPU and coprocessor, if any. An error signal from the coprocessor generates Interrupt IRQ13 in the FE6000. This causes the busy signal to the CPU to be held in the busy state. The interrupt and busy signals are cleared by writing 00H to the Coprocessor Clear Busy register, 00F0H.

For further information, refer to the Pin Table. For an interface to the Weitek 3167 and competition, also refer to the Pin Table.

7.0 EXTERNAL DEVICE ENABLE

The FE6000 enables the following external devices:

- Keyboard/Auxiliary Controller (8742)
- Floppy Disk Controller
- Parallel Port
- Serial Ports
- PVGA
- Real Time Clock/CMOS RAM
- Coprocessor
- Port A/B decodes (programmable decodes)

In general, an IOR or IOW to the address ranges shown in the I/O map in Table 1 activates the various chip select lines. The FE6000 control interface is shared by the Channel. The System Board Setup Functional Block Diagram in Figure 32 indicates the selection of the floppy disk controller FDCCS, the parallel port controller PPCS, and Serial Ports 1 SERCS1 and 2 SERCS2, by enabling the appropriate POS registers.

7		6		5		4		3		2		1		0	
1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0

PARITY CHECK		CHAN CHECK		TIMER 2 STATE	REFRESH TOGGLE	CHAN CHECK		PARITY CHECK		SPKR DATA		TIMER 2 GATE	
ERR	OK	ERR	OK	—	—	DIS	ENA	DIS	ENA	DIS	ENA	DIS	ENA
Read													

RESET IRQ 0		RESERVED			CHAN CHECK		PARITY CHECK		SPKR DATA		TIMER 2 GATE	
RSET	ENA		—		DIS	ENA	DIS	ENA	ENA	DIS	ENA	DIS
Write												

Figure 34. System Control Register Formats (0061H)   ☐ = **Default**

SYSTEM STATUS (SYSSTA)	RESERVED	WATCHDOG TIMEOUT		PASSWORD SEC LOCK		RESERVED	ALTERNATE A20		ALTERNATE HOT RST	
—	—	YES	NO	YES	NO	—	YES	NO	RST	NO

7	6	System Status
0	0	Off
0	1	On
1	0	On
1	1	On

GATE A20 / A20 = 0

Note: Read/Write in FE6000.
Write-Only in FE5010/FE6010.

Figure 35. System Control Register Formats (0092H Read/Write)   ☐ = **Default**

The keyboard/auxiliary controller is selected through CS8742 when the keyboard data port is accessed at Location 0060H, or when a read or write to the keyboard command/status port is executed at location 0064H. The coprocessor is selected through NPS1 when the coprocessor ports are addressed at Locations 00F8–00FFH. CSA and CSB are configurable select lines controlled by Ports A and B. See Section 9.0 for a description of the other control registers.

8.0 PERIPHERAL BUS CONTROL

The Peripheral Bus Control generates control signals that interface with the peripheral devices, and are enabled by the External Device Enable function to the CPU complex. CHS0, CHS1 and M/IO encode the information on the type of Channel bus cycle, as shown in Table 6.

9.0 EXTENDED CMOS RAM INTERFACE AND EXTENDED SETUP FACILITY

The FE6000 provides external signals that are related to the Extended CMOS RAM (ECR) and the Extended Setup Facility (ESF). The FE6000 shares the implementation of the ECR and ESF with the FE5010/FE6010. Figure 36 is a block diagram of the ECR and ESF, indicating how functions are divided between the FE6000 and the FE5010/FE6010.

M/IO	CHS1	CHS0	BUS CYCLE TYPE
0	0	0	Interrupt Acknowledge
0	0	1	IO Read
0	1	0	IO Write
0	1	1	No Cycle
1	0	0	System CPU Halt or Shutdown
1	0	1	Memory Read
1	1	0	Memory Write
1	1	1	No Cycle

Table 6. Channel Command Encoding

Figure 36. ECR and ESF Block Diagram

9.1 EXTENDED CMOS RAM (ECR) INTERFACE

The ECR supports Real-Time Clock (RTC) access and additional storage for POS and the ESF parameters needed for large systems. The RTC function is accessed through I/O Ports 0070H and 0071H. Port 0070H is used to point to the internal register or RAM location. Refer to Figure 37. Port 0071H is the read/write data port. Refer to the IBM Technical Reference for the byte definitions of the CMOS RAM..

The ECR interface allows an additional 8K bytes for storage of POS and/or additional system parameters. This function is accessed through Ports 0074H, 0075H, and 0076H when the RTC CMOS address port (0070H) is set to 8DH. Ports 0074H (EAR0) and 0075H (EAR1) are used to set the desired RAM address. The ECR address bus, CMOSA(12:0), consists of EAR0, the LSB of the ECR address, and Bits 0–4 of EAR1, the MSB of the ECR address. Port 0076H is the data port.

9.2 EXTENDED SETUP FACILITY (ESF)

The ESF function consists of the ESF Pointer Register (EPR) and associated decode logic that generates the

ESF Data Register Enable (EDRENA) output from the FE6010 to the FE6000. ESF is designed to extend the configuration architecture established with the POS features. See Figure 38 for an overview of the ESF function.

7		6		5		4		3		2		1		0	
1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0

NMI		RESERVED	RT/CMOS ADDRESS								
DIS	ENA	—	MSB		—		—		—		LSB

Figure 37. RTC/CMOS Address Port Register (0070H)   ☐ = **Default**

Figure 38. Extended Setup Facility Overview

ESF supports

- Memory Map Control Registers
- Additional physical serial port (SP2)
- Programmable Port Enables A and B
- EMS control registers
- External DRAM control configuration
- System board LAN configuration
- Customer specified enhancements that could include:
  System Identification
  System Version

9.2.1 ESF Access

ESF is based on an "alternate IO space" concept similar to how IBM has implemented their Extended CMOS RAM feature. ESF space (128 locations expandable to 32K) is accessed through a single "real IO space" window called the ESF Data Register (EDR). ESF space may be implemented as either word or byte-wide at the discretion of the designer.

The EDR is pointed to by the software configurable (write only) ESF Pointer Register (EPR) located in the FE5010. The EPR is loaded by writing to memory location FFFFDH or FFFFFDH (normally a PROM). The power-on default location for the EDR is located at IO address 0700H.

The following procedure is recommended for modifying the EPR:

1. Set the value 8DH in Port 0070H to disable NMI.

2. Read the System Control Port B at 0061H and test for a change in the state of Bit 4 (Refresh Toggle) to synchronize with the refresh circuitry.

3. Read EAR0 at 0074H (normally write-only) to unlock the EPR.

4. Write the new value into the EPR (FFFFDH). This locks the EPR again.

5. Enable NMI if required.

Note that the EPR is locked when written or on the next refresh cycle, whichever occurs first.

The value in the EPR becomes the new 8-bit address of the EDR. The EDR can reside at any of 256 locations in the 64K IO space of the CPU from 0400H to FF00H.

To address the ESF IO space:

1. Write the value 8DH to port 0070H to disable NMI.

2. Write the address value to EAR0 at 0074H (and EAR1 if expanded ESF is being used).

3. Issue an IO Read or Write command to EDR Address.

The selected ESF register is determined by decoding the EAR0 (and EAR1) address value.

9.2.2 ESF Address Maps

The lower 64 bytes (EAR0 = 00H–3FH) are reserved for Western Digital functions and features. The upper 64 bytes (EAR0 = 40H–7FH) are for customer use (see Table 7). All functions using ESF must include Bit 7 in the decode. Bit 7 of EAR0 must be 0 when addressing only 128 ESF registers. To expand the ESF to 32,768 locations, set EAR0 Bit 7 to 1 and write the second ESF address byte to EAR1.

ESF ADDRESS	FUNCTION
00H–0FH	System Reserved
10H–1FH	System board core functions
20H–3FH	System board peripheral functions

Table 7. ESF General Usage Map

The ESF address map in a system environment is shown in Table 8. It includes the FE5030 usage. ESF:20–

ESF ADDRESS	FUNCTION
F:10	Reserved (FE5010)
F:11	Reserved (FE5010)
F:16	Ram Control (FE5030)
F:17	Bank 0 Boundary (FE5030)
F:18	Bank 1 Boundary (FE5030)
F:19	Bank 2 Boundary (FE5030)
F:1A	Bank 3 Boundary (FE5030)
F:1B	Split Memory Address (FE5030)
F:1C	SRBR (FE5030)
F:1D	Timing Control (FE5030)
F:1E	EMS Control (FE5030)
F:1F	Cache Control (FE5030)
F:20	Peripheral Configuration Register (PCR)
F:21,24	Port A, B Control Registers (FE6000)
F:22,25	Port A, B Address Register(LSB)(FE6000)
F:23,26H	Port A, B AddressRegister(MSB)(FE6000)
F:80-FF	EMS Page Registers (FE5030)

Table 8. ESF System Address Map in an FE5400 System Environment

ESF:26 reside in the FE5000; ESF:10 and ESF:11 reside
in the FE5010 and are reserved. Table 9 shows the ESF
address map in an FE6500 system environment.

ESF ADDRESS	FUNCTION	R/W	DEVICE
0 - 001FH	Reserved	-	-
20H	Peripheral Configuration	R/W	FE6000
21, 24H	Port A, B Control	R/W	FE6000
22, 25H	Port A, B Address (LSB)	R/W	FE6000
23, 26H	Port A, B Address (MSB)	R/W	FE6000
30 - 3FH	Reserved	-	-
40 - 7FH	Customer-specified	-	-
0180H	Memory Configuration	R/W	FE6030
0181H	Memory Size Register	R/W	FE6030
0182H	Bank Enable Register	R/W	FE6030
0183H	Split Address Extension	R/W	FE6030
0184H	Memory Window Bank 0	R/W	FE6030
0185H	Memory Window Bank 1	R/W	FE6030
0186H	Memory Window Bank 2	R/W	FE6030
0187H	Memory Window Bank 3	R/W	FE6030
0188H	CAS Pulse Width	R/W	FE6030
0189H	RAS PreCharge Delay	R/W	FE6030
018AH	RAS Pulse Width	R/W	FE6030
018BH	RAS Access Time	R/W	FE6030
018CH	Enhanced Addressing	R/W	FE6010
018DH	Reserved	-	-
018EH	Reserved	-	-
018FH	System Control Register	R/W	FE6030

Table 9. ESF Address Map in an FE6500 System Environment

9.2.3 Peripheral Configuration Register (PCR)

The PCR is assigned to ESF location 20H. It allows the additional serial port, SP2, to be configured. When PCR Bit 0 = 1 (Extended Mode enabled), Bits 2 and 3 in the System Board Setup register (0102H) are overridden. Figure 39 shows the PCR format.

9.2.4 Port A/B Decodes

Ports A and B are identical device-enable ports that are configurable by software. The 16-bit starting I/O address, port depth (up to 128 bytes), programmable wait state logic, and enable/disable control are provided by Ports A and B. The starting address must be on an even binary multiple of the port depth. Figure 40 shows the ESF format for Port A and B Control Registers.

10.0 NMI CONTROL

The NMI Control logic generates an $\overline{\text{NMI}}$ signal when any of the following events occur:

1. Channel CHCK line asserted (Bit 3 = 0 of Control Port B at 0061H).

2. DRAM parity error (Bit 2 = 0 of Control Port B).

3. Watchdog Time-out (Enabled by programming the Timer).

7		6		5		4		3		2		1		0	
1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0

TIMER		RESERVED			SP1		SP1		SP2		MODE	
TEST	NORM	—	—	—	PRI	ALT	ENA	DIS	ENA	DIS	EXTD	IBM

☐ = Default

Figure 39. Peripheral Configuration Register Format (ESF:20 Read/Write)

PORT		COMMAND WIDTH SELECT			RESERVED	I/O SPACE DEPTH		
ENA	DIS	2	1	0	—	2	1	0

6	5	4	Width (NS)	[1]
0	0	0	70	
0	0	1	140	
0	1	0	280	
0	1	1	420	
1	0	0	560	
1	0	1	700	
1	1	0	840	
1	1	1	980	

[1] Any IO device may extend the cycle beyond these times given by driving CDCHRDY inactive.

2	1	0	Bytes
0	0	0	2
0	0	1	4
0	1	0	8
0	1	1	16
1	0	0	32
1	0	1	64
1	1	0	128
1	1	1	Reserved

Figure 40. Port A or B Control Register (ESF:21, ESF:24 Read/Write—typical)   ☐ = Default

11.0 TECHNICAL SPECIFICATIONS

11.1 ABSOLUTE MAXIMUM RATINGS

The absolute maximum stress ratings for the device are listed below. Permanent device damage can result from exposing the device to conditions exceeding these ratings.

PARAMETER	SYMBOL	MIN	MAX	UNITS
Supply Voltage	$(V_{DD}–V_{SS})$	0	7	V
Input Voltage	V_{IABS}	$V_{SS}–0.3$	$V_{DD}+0.3$	V
Bias on output pin	V_{OABS}	$V_{SS}–0.3$	$V_{DD}+0.3$	V
Storage Temperature	T_S	-40	125	^{o}C

11.2 NORMAL OPERATING CONDITIONS

Exposure of the device to conditions exceeding the normal operating conditions for extended periods of time can affect the long term reliability of the device.

$(V_{SS} = 0$ V)

PARAMETER	SYMBOL	MIN	MAX	UNITS
Power Supply Voltage	V_{DD}	4.5	5.5	V
Ambient Temperature	T_A	0	70	^{o}C
Input Voltage	V_{IN}	-0.3	$V_{DD}+0.3$	V
Power Dissipation	P_W	—	TBD	mW
Supply Current	I_{DD}	—	TBD	mA

11.3 DC CHARACTERISTICS (UNDER NORMAL OPERATING CONDITIONS)

PARAMETER	SYMBOL	MIN	MAX	UNITS
*Input capacitance @ f_C= 1 MHz	C_I	—	5	pF
*I/O Capacitance	C_{IO}	—	10	pF
Logic high input voltage	V_{IH}	2.0	—	V
Logic low input voltage	V_{IL}	—	0.8	V
*Input leakage	I_{IL}	—	±10	uA
*Tri-state output leakage	I_{LO}	—	±30	uA
*I/O Pin Leakage	I_{IOL}	—	±40	uA
OUTPUTS MHZ14 and CHCK				
*Source current @ V_{OH}= 2.4 V	I_{OH}	4	—	mA
*Sink current @ V_{OL}= 0.4 V	I_{OL}	24	—	mA
OUTPUTS CDSETUP [7:0]				
Source current @ V_{OH}= 2.4 V	I_{OH}	1	—	mA
Sink current @ V_{OL}= 0.4 V	I_{OL}	6	—	mA
ALL OTHER OUTPUTS				
*Source current @ V_{OH}= 2.4 V	I_{OH}	1	—	mA
*Sink current @ V_{OL}= 0.4 V	I_{OL}	4	—	mA

*Notes:
Pins INT1EN and INT2EN have internal pulldowns of 10 K ohms nominal value. Measurement of input capacitance and input leakage values on these pins will be affected by these resistances.

CHCK is an open drain output. An external pullup is required. Only the sink current value applies.

NMI is an open drain output. An external pullup is required. Only the sink current value applies.

12.0 TIMING

PARAM	DESCRIPTION	MIN	MAX	NOTE
T1	CHS(1:0) setup to ADL on	12	—	—
T2	ADL pulse width	40	—	—
T3	CMD active from ADL on	40	—	—
T4	CHS(1:0) hold from ADL off	25	—	—
T5	CHS(1:0) hold from CMD on	30	—	—
T6	SA(15:0) setup to ADL on	20	—	—
T7	SA(15:0) setup to CMD on	60	—	—
T8	SD(7:0) setup to CMD on	—	25	1
T9	SA(15:0) hold from CMD off	0	—	—
T10	SD(7:0) hold from CMD off	0	—	—
T11	CDSETEN setup to ADL on	45	—	—
T12	CDSETEN hold from ADL off	25	—	—
T13	CDSETEN hold from CMD on	30	—	—
T14	PROMCSL/H setup to CMD on	25	—	—
T15	PROMCSL/H hold from CMD off	0	—	—
T16	MIO setup to ADL on	45	—	—
T17	MIO hold from ADL off	25	—	—
T18	MIO hold from CMD on	30	—	—
T19	CDSFDBK setup to CMD on	10	—	—
T20	EDRENA setup to CMD on	25	—	—
T21	EDRENA hold from CMD on	0	—	—
T25	IOR/W, MEMRD/WR delay from CMD on	40	—	—
T26	MEMRD/WR pulse width	—	—	2
T26	IOR/W, CS8742	160	—	—
T26	IOR/W, FDCCS	90	—	—
T26	IOR/W, SERCS1, SERCS2	125	—	—
T26	IOR/W, PPCS	125	—	—
T26	IOR/W, NPS1	90	—	—
T26	IOR/W, CSA, CSB	70	980	—
T27	IOR/W, MEMRD/WR off to CMD off	60	—	—
T28	SDDTR on from ADL on	0	40	—
T29	SDDTR setup to SDEN on	5	—	—
T30	SDDTR hold from SDEN off	5	—	—
T31	SDEN on from CMD on	5	—	—
T32	SDEN hold from CMD off	5	—	—
T33	SDCBA on from CMD on	40	—	—
T34	SDCBA off to IOW/R, MEMRD/WR off	5	—	—
T35	CHS(1:0) on to IORDY off	—	20	—
T36	IORDY on to CMD off	60	—	—
T37	SD(7:0) read access from IOR on	25	—	—
T38	SD(7:0) read hold from IOR off	5	—	—
T39	CS (ext dev) setup to IOR/R, MEMRD/WR on	70	—	—
T40	CS (ext dev) hold from IOR/W, MEMRD/WR on	25	—	—
T41	RTCRD, RTCWR, RTCAS delay from CMD on	40	—	—
T42	RTCRD, RTCWR, RTCAS off to CMD off	60	—	—

PARAM	DESCRIPTION	MIN	MAX	NOTE
T42	RTCRD, RTCWR, RTCAS off to CMD off	60	—	—
T43	RTCRD, RTCWR, RTCAS pulse width	325	—	—
T43A	CMOSA(12:0) on from CMD on	40	—	—
T44	CDSETUP(7:0) setup to ADL on	15	—	—
T45	CDSETUP(7:0) hold from ADL on	25	—	—

Table 10. Peripheral Bus Cycle (in nsec)

Notes: 1. The FE6000 allows SD bus valid to be later than CMD active.
   **2.** T26 for MEMRD/WR follows CMD input.

Figure 41. Peripheral Bus Cycle

PARAM	DESCRIPTION	MIN	MAX	NOTE
T1	MHZ28 period	35	—	—
T2	MHZ28 low time	17	—	—
T3	MHZ28 high time	16	—	—
T4	MHZ30 period	33	—	—
T5	MHZ30	18	—	—
T6	MHZ30 high time	15	—	—
T7	MHZ14 period	70	—	—
T8	MHZ14 high time	20	—	—
T9	MHZ14 low time	20	—	—
T10	CLK287 period	105/100	—	1
T10F	CLK287 rise time	—	10	3
T10R	CLK287 fall time	—	10	3
T11	CLK287 high time	28	—	4
T12	CLK287 low time	62	—	4
T13	CLK8742 period	105/100	—	1
T14	CLK8742 low time	33	—	—
T15	CLK8742 high time	33	—	—
T17	REFREQ period	15 µs	—	2

Table 11. Clock Cycle Times (in nsec except where noted)

Notes:
1. Clock derived from 28 MHZ, unless optional 30 MHZ is used.
2. 50% duty cycle.
3. Rise and fall times are measured between 0.8 V. AND 2.0 V.
4. Clock low time measured at 1.0 V, clock high time measured at 3.6 V.

Figure 42. Clock Cycle

PARAM	DESCRIPTION	MIN	MAX	NOTE
T1	INTR output delay	—	100	—
T2	INTR hold to INTACK on	10	32	1

Table 12. Interrupt Cycle (in nsec)

Note:
1. Interrupt inputs must be held until the first Interrupt Acknowledge cycle begins.

Figure 43. Interrupt Cycle

PARAM	DESCRIPTION	MIN	MAX
T1X	CLK387	31.25*	250
T2X	Input Setup To Falling Edge of CLK387 (NERR287, NBSY287)	15	–
T3X	Input Hold From Falling Edge of CLK387 (NERR287, NBSY287)	1	–
T4X	NBSY287 to NBUSY	–	20
T5X	Output Valid Delay Timing (STEN)	4	20
T6X	NERR287 active to NBSY287	3*	–

*Approximate

Table 13. 80386/80386SX Coprocessor Interface Timings (in nsecs)

Figure 44. 80387 Interface Input Timings

Figure 45. 80387 Output Timings

Figure 46. 80387 Interface Functional Timing Diagram

Figure 47. 132-Pin JEDEC Flat Pack Packaging Diagram

.800

.025 TYP.

.050 TYP.

.075 TYP.

0.026
132 PLS.

RECOMMENDED P.C. BOARD HOLE PATTERN
SOCKET SIDE
132 POSN

Amp Incorporated
Harrisburg PA
Part No. 821932-5

1.340

.950

1.340

.950

.370

.015

.145

.062 P.C. BOARD
REF.

Figure 48. Socket Diagram

FARADAY
FE6000

Left side (pins 18–50):

- 18 — PARERR
- 19 — CDSSETEN
- 20 — MHZ30
- 21 — SERINT2
- 22 — SERINT1
- 23 — INT2EN
- 24 — INT1EN
- 25 — AUXINT
- 26 — DACK
- 27 — PROMCS
- 28 — HLDA
- 29 — IRQ15
- 30 — IRQ14
- 31 — EDRENA
- 32 — IRQ12
- 33 — SA15
- 34 — SA14
- 35 — VDD
- 36 — SA13
- 37 — SA12
- 38 — SA11
- 39 — SA10
- 40 — SA9
- 41 — SA8
- 42 — SA7
- 43 — SA6
- 44 — SA5
- 45 — SA4
- 46 — SA3
- 47 — SA2
- 48 — SA1
- 49 — SA0
- 50 — VSS

Right side (pins 84–116):

- 116 — CMOSA11
- 115 — VSS
- 114 — CMOSA12
- 113 — STEN
- 112 — SDDTR
- 111 — SDEN
- 110 — SDCBA
- 109 — CLK8742
- 108 — CLK287
- 107 — MEMRD
- 106 — MEMWR
- 105 — IOR
- 104 — IOW
- 103 — RTCAS
- 102 — RTCRD
- 101 — VSS
- 100 — RTCWR
- 99 — VDD
- 98 — REFREQ
- 97 — IORDY
- 96 — VGASETUP
- 95 — PPEM
- 94 — CS8742
- 93 — FDCCS
- 92 — SERCS1
- 91 — SERCS2
- 90 — PPCS
- 89 — NPS1
- 88 — VSS
- 87 — INTR
- 86 — VDD
- 85 — CMOSCS
- 84 — SYSSTA

Top side (pins 17→1, 132→117):

MHZ28, ERROR287, BUSY287, RESET, VSS, CHCK, VSS, SD0, SD1, WTKIRQ13, SD2, SD4, SD5, CLK287, SD6, VDD, SD7, CHRST, CDSETUP7, CDSETUP6, CDSETUP5, CDSETUP4, CDSETUP3, CDSETUP2, VDD, CDSETUP1, CDSETUP0, CAMDBUF, CSB, CSA, BUSY286

Bottom side (pins 51–83):

IRQ11, IRQ10, IRQ9, RTCIRQ, IRQ7, IRQ6, IRQ5, IRQ4, IRQ3, KYBDINT, MIO, CMD, ADL, CHSI, CHSO, CDSFBK, RESET287, CMOSA10, VDD, CMOSA9, CMOSA8, CMOSA7, CMOSA6, CMOSA5, CMOSA4, VSS, CMOSA2, CMOSA3, CMOSA1, CMOSA0, MHZ14, NMI, DRVAUDIO

Figure 49. Pin Layout Diagram - Top View