





REVISIONS			
LTN	DESCRIPTION	DATE	APPROVED
4	ENGR RELEASE	1/6/70	
A1	REFER TO ECO #0001	2/15/70	J. Frost
A1	REFER TO ECO #0003	4/5/70	J. Frost
B0	REFER TO ECO #0006	7.5.70	J. Frost
B1	REFER TO ECO #0010	10/15/70	J. Frost
B2	REFER TO ECO #0012	12.6.70	J. Frost
B3	REFER TO ECO #0017	2.5.71	J. Frost
C0	REFER TO ECO #0043	2.10.71	J. Frost
C1	REFER TO ECO #0035	2.24.71	J. Frost
D0	REFER TO ECO #0037	2.24.71	J. Frost




TYPICAL SCHEMATIC FOR RP1, RP2, RP3.

1ST BACKPLANE		2ND BACKPLANE	
E1	T1 E2	E2	T6 E3
E4	T2 E5	E5	T6 E6



BACKPLANE WIRING				
SIGNAL	CONN	CONN	RES	CONN
BIRQ3L	AA1	CA1	RPI-1	BJI-15
BIRQ6L	AB1	CB1	RPI-2	BJI-13
BDAL16L	AC1	CC1	RPI-15	BJI-11
BDAL17L	AD1	CD1	RPI-3	BJI-12
SSPARE1	AE1	CE1		△
SSPARE2	AF1	CF1		△
SSPARE3	AH1	CH1		△
GROUND	AJ1	CJ1		△
MSPAREA	AK1	CK1		△
MSRAREA	AL1	CL1		△
GROUND	AM1	CM1		△
BDML	AN1	CN1	RPI-14	BJI-9
BHALTL	AP1	CP1		BJI-38
BPEFL	AR1	CR1	RPI-4	BJI-7
+12B	AS1	CS1		△
GROUND	AF1	CT1		BJI-41
PSPARE	AJ1	CJ1		△
+5B	AV1	CV1		△
+5V	AA2	CA2		△
-12V	AB2	CB2		△
GROUND	AC2	CC2		△
+12V	AD2	CD2		△
BDOUTL	AE2	CE2	RP3-2	BJI-49
BRPLYL	AF2	CF2	RP3-3	BJI-47
BDINL	AH2	CH2	RP3-15	BJI-45
BSYNCL	AJ2	CJ2	RP3-6	BJI-44
BWTBTL	AK2	CK2	RP3-13	BJI-42
BIRQ4L	AL2	CL2	RP3-7	BJI-33
BIAXIL	AM2	CM2		△
BIAX2L	AN2	CN2		△
BBS7L	AP2	CP2	RP3-12	BJI-37
BDMGIL	AR2	CR2		△
BDMG0L	AS2	CS2		△
BINITL	AT2	CT2	RP3-9	BJI-36
BDAL0L	AU2	CU2	RP3-11	BJI-34
BDAL1L	AV2	CV2	RP3-10	BJI-31

BACKPLANE WIRING				
SIGNAL	CONN	CONN	RES	CONN
BDCQKH	BA1	DA1	RPI-5	BJI-5
BPQKH	BB1	DB1	RPI-13	BJI-8
SPARE4	BC1	DC1		△
SPARE5	BD1	DD1		△
SPARE6	BE1	DE1		△
SPARE7	BF1	DF1		△
SPARE8	BH1	DH1		△
GROUND	BJ1	DJ1		BJI-33
MSPAREB	BK1	DK1		△
MSPAREB	BL1	DL1		△
BSACKL	BN1	DN1	RPI-12	BJI-6
BIRQ7L	BP1	DP1	RPI-6	BJI-3
BEVNTL	BR1	DR1	RPI-11	BJI-4
PSPARE4	BS1	DS1		△
GROUND	BT1	DT1		BJI-25
PSPARE2	BUI	DUI		△
+5V	BV1	DV1		△
+5V	BA2	DA2		△
-12V	BB2	DB2		△
GROUND	BC2	DC2		BJI-15
+12	BD2	DD2		△
BDAL2L	BE2	DE2	RP2-2	BJI-32
BDAL3L	BF2	DF2	RP2-1	BJI-29
BDAL4L	BH2	DH2	RP2-3	BJI-30
BDAL5L	BJ2	DJ2	RP2-15	BJI-27
BDAL6L	BK2	DK2	RP2-4	BJI-28
BDAL7L	BL2	DL2	RP2-14	BJI-25
BDAL8L	BM2	DM2	RP2-13	BJI-23
BDAL9L	BN2	DN2	RP2-5	BJI-24
BDAL10L	BP2	DP2	RP2-12	BJI-21
BDAL11L	BR2	DR2	RP2-6	BJI-22
BDAL12L	BS2	DS2	RP2-11	BJI-19
BDAL13L	BT2	DT2	RP2-7	BJI-20
BDAL14L	BU2	DU2	RP2-10	BJI-17
BDAL15L	BV2	DV2	RP2-9	BJI-18



00022

- 5. DIODE CR3 WAS BEEN REMOVED
- FOR PULL-UP AND PULL-DOWN RESISTOR VALUES REFER TO PAGE 2.
- THESE SIGNALS ARE BUSSED TOGETHER
- SIGNAL CONNECTION SHOWN IN PRIORITY SCHEME
- ALL GROUNDS ARE COMMON TO THE GROUND PLANE.

PROPRIETARY RIGHTS NOTICE

THIS DOCUMENT AND INFORMATION THAT IT CONTAINS ARE THE PROPERTY OF ADVANCED COMPUTER DESIGN. RIGHTS TO DUPLICATE OR OTHERWISE COPY THIS DOCUMENT AND RIGHTS TO DISCLOSE THE DOCUMENT AND SUCH INFORMATION TO OTHERS AND THE RIGHT TO USE INFORMATION CONTAINED THEREIN, MAY BE ACQUIRED ONLY BY WRITTEN PERMISSION SIGNED BY A DULY AUTHORIZED OFFICER OF ADVANCED COMPUTER DESIGN.

UNLESS OTHERWISE SPECIFIED

DIMENSIONING AND TOLERANCING PER USAS1 Y14.5

DIMENSIONS ARE IN INCHES AND APPLY AFTER PLATING

TOLERANCE ON DECIMALS:
 .01 = ±.003 .001 = ±.001
 TOLERANCE ON ANGLES = ±.05°
 BREAK SHARP EDGES .010 MAX.
 SURFACE ROUGHNESS 125


DRAWN	LMD	6/80	TITLE	SCHEMATIC
CHECK	LIN	6/80	4 SLOT 1123 BACKPLANE	
PROJECT ENGR		6/80	SIZE	D
			DRAWING NUMBER	01-05-0001 SCHEM
			REV	00

CONN. BUS SIGNAL BACKPLANE EXTENSION			
PIN NO.	SIGNAL NAME	PIN NO.	SIGNAL NAME
1	GROUND	2	PF
3	BIRSTL	4	BEVNL
5	BDCKL	6	BSACKL
7	BREFL	8	BEKKA
9	EDMRL	10	GROUND
11	BDAL6L	12	BDAL7L
13	BIRG6L	14	PWR UP
15	GROUND	16	BIRG5L
17	BDAL4L	18	BDAL5L
19	BDAL2L	20	BDAL3L
21	BDAL0L	22	BDAL1L
23	BDAL8L	24	BDAL9L
25	BDAL7L	26	GROUND
27	BDAL5L	28	BDAL4L
29	BDAL3L	30	BDAL4L
31	BDAL1L	32	BDAL2L
33	GROUND	34	BDAL0L
35	BDV3L	36	BDV4L
37	BBSTL	38	BDV5L
39	BDV34L	40	BEAKL
41	GROUND	42	BDV1L
43	USER2	44	ESV1L
45	BDV1L	46	GROUND
47	BDF1L	48	BDV1L
49	BDALTL	50	GROUND


POWER J1	
PIN NO.	SIGNAL NAME
1	+5V
2	-5V
3	+5
4	GROUND
5	GROUND
6	-5
7	GROUND
8	GROUND
9	-2V
10	+12V
11	PF
12	PWRUP

CONSOLE J2	
PIN NO.	SIGNAL NAME
1	HALTL
2	NC = KEY
3	INITL
4	GROUND
5	RUNLT
6	+12V
7	PWRUP
8	HALTR
9	INITR


BATTERY J3	
PIN NO.	SIGNAL NAME
1	+5B
2	GROUND
3	+12B



TWO 4-SLOT BACKPLANES SYSTEM
FOR (01-05-0001): RP1, RP2, RP3: 220Ω TERMINATIONS, 330Ω PULL-UP,
680Ω PULL-DOWN.



FOR (01-05-0002): RP1, RP2, RP3: 120Ω TERMINATION,
180Ω PULL-UP, 390Ω PULL-DOWN



00022

PROPRIETARY RIGHTS NOTICE

THIS DOCUMENT AND INFORMATION THAT IT CONTAINS ARE THE PROPERTY OF ADVANCED COMPUTER DESIGN. RIGHTS TO DUPLICATE OR OTHERWISE COPY THIS DOCUMENT AND RIGHTS TO DISCLOSE THE DOCUMENT AND SUCH INFORMATION TO OTHERS AND THE RIGHT TO USE INFORMATION CONTAINED THEREIN, MAY BE ACQUIRED ONLY BY WRITTEN PERMISSION SIGNED BY A DULY AUTHORIZED OFFICER OF ADVANCED COMPUTER DESIGN.

Advanced Computer Design		
SCALE: NONE	APPROVED BY:	DRAWN BY: J. PROX
DATE: 8/11/80		REVISED: DC
SCHEMATIC 4-SLOT 112B BACKPLANE		
		01-05-000