

1904A Mk2/1904S/1903T FLOWCHARTS (CPU)

INDEX

TITLE	No. of Sheets	FC No.
Instruction Phase	4	1
000, 001, 004 & 005 Instructions	1	2
Group 00, Functions 2, 3, 6 and 7	1	3
Group 01, Functions 0 and 4. Also Fn 033	1	4
Group 01, Functions 1 and 5	1	5
012, 016 Instructions	1	6
013, 017 Instructions	1	7
020 - 022 Instructions	1	8
Not allocated	-	9
024 and 025 Instructions	1	10
026 and 027 Instructions	1	11
030, 031 and 032 Instructions	1	12
034, 035, 036 and 037 Instructions	1	13
040, 041 and 042 (Multiply) Instructions	2	14
043 Instruction	2	15
044, 045 and 046 (Divide) Instructions	4	16
047 Instruction	3	17
Group 05 Instructions (Jumps)	2	18
060 - 063 Instructions (Jumps)	2	19
064 - 065 Instructions (Jumps)	2	20
066 - 067 Instructions (Jumps)	2	21
071 - 072 Instructions (Jumps)	2	22
072 - 073 Instructions (Jumps)	2	23
074 - 075 Instructions (Jumps)	2	24
076 - 077 Instructions (Jumps)	1	25
Not allocated		26
Not allocated		27
Group 10	1	28
110 - 113 Instructions	2	29
114 Instruction	1	30
115 Instruction	2	31
116/126 (Move) Instructions	7	32
117 (Premodify) Instruction	1	33
120, 121, 122 and 125 Instructions. Also Fns 123, 175E, 176E.	1	34
124 Instruction	1	35
127 Instruction	1	36
Group 13 (Floating Point Load and Unload - Main Microprogram Only)	2	37
150E, 151E Instructions	1	38
Not allocated		39
Not allocated		40
Not allocated		41
*16 IR (Real Time) Instruction		42
Not allocated		43
170E Instruction	1	44
171E Instruction	1	45
172E and 173E Instructions	3	46
174E Instruction	1	47
*17 IR (Real Time) Instruction		48
Not allocated		49
Not allocated		50
177E Instruction	1	51
Interrupt Sequence	4	52
Slow Hesitation Sequence	5	53
Executive Monitoring Routine	1	54
Manual and Insert Sequences	1	55
Typewriter Hesitation Sequence	2	56
* Real Time Interrupt Sequence		57
Freeze	1	58
Crest	2	59
Unused		60 - 99


Note:- Those marked * are unavailable at present.

ISSUE 2

1. C.P.U.


The following rules are given as a guide to the interpretation of the 1904A and (C. P. U.) flow charts.

- 1) Approximate beat durations are indicated by the L classification shown in the upper right hand corner of each beat box. The value of the L classifications is as shown in Section (3). Where a store access is required (VR/VW), the time given assumes immediate store-access - the beat duration will be 'stretched' if the store is busy when first addressed.
- 2) A C.P.U. strobe is assumed to occur at the entry to and exit from each beat box. The strobe causing exit from one beat will be the same as that causing entry to the next - e.g.




Hence the physical separation of the beat boxes on the charts does not imply any time delay.

- 3) Actions shown above the double dotted lines in each box occur at the time of the entry strobe to that box - i.e. they are primed in the preceding beat. Actions below the dotted lines occur at the time of the exit strobe - i.e. they are primed by the entry strobe.
- 4) Where a path decision has to be taken, either of two formats may be used:
 - a) If the choice of paths depend purely upon conditions existing in the machine before entry to the flow chart (e.g. if the divergence of paths is a result of the grouping together of two or more similar orders on a single chart), the possible paths diverge from a common point and each is suitably annotated, e.g.



- b) If the choice of paths depend upon conditions occurring as a result of operations within the scope of that particular flow chart (e.g. the setting or resetting of overflow in a previous beat, etc.), the decisive waveform is represented within a diamond. If the state of the waveform denoted within the diamond is fulfilled, exit is made from the bottom apex; if the condition is not fulfilled, exit may be from either side, i.e.



if X, then exit via Z
if X, exit via Y (or Y¹).

In a few instances, all three exits are utilised and in these cases the emergent flowlines are indexed.

Where diamonds are utilised, the conditions determining the flow path will actually have been made during the preceding beat and hence the exit strobe of that beat may be synonymous with the entry strobe of any one of a possible total of three beats, one associated with each path. This means that the exit strobe from the beat wherein the decision is actually made will not occur before that decision as would seem apparent from the layout of the flow charts. The diamonds are, however, placed outside the beat boxes for reasons of clarity and the physical space which they occupy does not imply any time delay between strobes.

- 5) Where a sequence requires two or more sheets, the software 'merge' symbol is used to link subsequent pages.
- 6) Exit from one chart to another is made via a circle containing the mnemonic of the next sequence, with the FC number appended. The majority of sequences end at EOI and this is not referenced but implies entry to the Instruction Phase (F.C.1).

The only exception to this format for exit is where the machine clock is stopped, for example, due to a parity failure. In this case, waveform DIE is active and this is shown in an elongated circle.

- 7) The right hand column of each sheet is divided into waveform blocks, one for each of the maximum of five dissimilar beats shown on each sheet. Where two (or more) beats with the same mnemonic occur on the same sheet, only one waveform block is utilised, the small differences between beats being denoted in the conditions column.

The first column of each waveform block contains a list of signals active during a beat, dependent upon the conditions (if any) given in the Conditions column. The centre column lists the monitoring point for each waveform, with the format shown below:-

Plane	Row	Package	Pin No.	E. D. Page
X	X	XX	XX	XXX

Signals above the dotted line are active at the time of the entry strobe and, if staticised, are bracketed. Those below the lines are priming signals for the next beat and are staticised by the exit strobe.

- 8) The statement of intent (left-hand side of the main sheet) gives a brief description of the main purpose of each beat. This is expanded where necessary in the Comments column to include detailed explanation.

2. PERIPHERAL AUTONOMOUS CONTROL (P. A. C)

The following rules are given as a guide to the interpretation of the flow charts for the 1904A peripheral autonomous control (PAC).

- 1) Sheets FC200 to FC204 inclusive. These show the microprogram operations by which the various modes of transfer for the peripherals are obtained. They comprise decision diamonds for the microprogram functions and boxes to indicate the steps initiated by them.
- 2) Sheet FC205 to FC212 inclusive give details for the various steps. Each step is represented by a box which contains mnemonics to describe the various operations which occur during the step. Each mnemonic is associated with the appropriate E. D. signal name at the right hand side of the chart and suitable comments are included.

Monitoring points for every signal on a chart are shown, together with their locations on the engineering drawings (EDs), in the right-hand column of the chart. The monitoring point in each instance refers to the signal source.

Entry to a step is dependent on the state of several signal inputs to an AND-gate but in general, a step is initiated by one critical signal, the other signals being normally active. In view of this, entry to a step is shown on a chart as being enabled by the critical signal but all the enabling signals for the step together with monitoring information are shown in the monitor signal section of the chart.

3. L CLASSIFICATION - BEAT DURATION TIMES


	1904A	1904S	1903T
L0	340 n. sec	250 n. sec	1450 nS
L1	480 "	300 "	480 nS
L2	= L1	400 "	= L1
L3	1.2 μ . sec	1.2 μ . sec	1.2 μ S
L4	2.3 μ . sec	2.3 μ . sec	2.3 μ S
L5	3.4 μ . sec	3.4 μ . sec	3.4 μ S

1

1


1

1



COMMENTS	VEOI SIGNAL	M.P.	CONDITIONS
	ERX - XJ EBAZ - X EBAZ - X*	3F20:4/89 3F25:8/90 3F25:6/90	} Sec Comments
VEOI will be entered if the previous order was run on "One Instruction" to allow the results (in B) to be written away to X or X* before the clock is stopped at EOI. In all other cases, KRUN is active, and EOI (and hence V0) is entered directly.	BEGNI EVQ GDLA EEC - SAD	3C21:6/163 3A13:20/1 3F31:18/74 2F6 18/92	023
Also active at entry will be EVQ, GDLA, and EEC-SAD (if 023) I117L will be active if the previous order was 117. This puts P (sign extended) into A and P.	VQ		
	(EC-SAD) (EN-SAD) READ (ESIN-B) ECAX-K ED-L:1 ED-L:2 NEQV M < 8 ERX - XJ (EBAZ-X) (EBAZ-X*)	3C14:8/167 2E11:3/93 2E4:12/162 6D4:21/248 3E10:10/67 3E21:25/75 3E21:22/75 3E21:12/75 2D11:11/142 3F20:4/89 3F25:8/90 3F25:6/90	023 023 023 CPR . EXEC M < 8 } Sec Comments
VEOI: Dependent upon the previous instruction, the residual content of the B register may need to be written to accumulator X or X + 1, the conditions for this being: B → X if EOI & ENDHES & (CG00 I116 I02N3:6 CG10 I110:2 I170:4E I12N356). B → X + 1 if EOI & ENDHES & (I040-3 I111:3 I114:5 I116).	GXF M EM - LS3 RESPL EVDEC EVX	2D16:7/60 3E19:3/91 2D7:6/32 3A11:12/2 3A15:12/1	DORLF M < 8 M < 8
The new instruction is read from the absolute store address held in C (N if the previous order was an 023). During the store cycle this address is gated to the mill and compared, by a non-equivalence operation, with the datum which effectively subtracts the datum from the absolute address. If the remainder is <8, the address refers to a hardware accumulator otherwise to a store location. In either case, the store is read from the absolute address to B. Where M <8 is detected VX is entered; otherwise VDEC will be the next beat. The X, F and M registers are loaded from B by GXFM.	VDEC		
	CFx CGxx (ERM-XJ) EHX-A (PCHECK)	Page 119 Pages 120/1 3D15:25/112 3D26:18/88 3D15:17/112	} Sec Comments RM = 0 . JUMP
	EVDAT EVMOD EVPRE EECHAN	3A11:21/2 3A15:21/1 3A17:21/2 3A6:9/17A	} Sec Comments MODIFY
VX: Where M <8 is detected, VX is entered and this reads the contents of the accumulator whose address is held in LS3 (the l.s. 3 bits of the mill). This content overwrites B and X, F and M are also overwritten.	VX		
	EL53 - XJ (EIX-B) (PCHECK) GXFM	3F19:6/91 3F14:18/87 3D15:17/112 2D16:7/60	
	EVDEC EECHAN	3A11:12/2 3A6:9/17A	MODIFY
VDEC: decodes the content of the F register to give a signal CFx where x is the function number of the loaded instruction. A sign CGxx is also made where xx is the group number. There are 3 possible paths, as follows:- EVDAT if: (LITERAL & I117L & RM = 0) (JUMP & I117L) (REPL & JUMP) EVMOD if: (I117L & LITERAL) (I117 & RM = 0 & JUMP) EVPRE if: (I117L & REPL) SEK (sign extended onto K) will be active if: (JUMP & I072:3 & EJ & F0 & RFM01) (JUMP & I072:3 & F0 & (EJ_CSM)).			

	COMMENTS	VPRE SIGNAL	M. P.	CONDITIONS
<p style="text-align: center;">Sheet 1 JUMP (Gps 05 - 07)</p> <p style="text-align: center;">1117L & REPL</p> <p>Premodify if required</p> <div style="border: 1px solid black; padding: 5px; width: fit-content; margin: 10px auto;"> <p style="text-align: center;">VPRE L1 or L2</p> <p>B_{0-13/14} → K A_{0-4/21} → K (see note) SC15/22 Q → B</p> </div> <p>Datamise address.</p> <div style="border: 1px solid black; padding: 5px; width: fit-content; margin: 10px auto;"> <p style="text-align: center;">VDAT L1</p> <p>D → L SEK M → LS3 B₀₋₁₃ (see note) B₁₄ → K B₁₅₋₂₁ → K (see note) X → A Q₀₋₂₁ → N HXOP (if K < 8)</p> </div> <p>Exit</p> <p style="text-align: center;">GOOP</p>	<p>When a jump instruction (i. e. one in group 05, 06 or 07) is decoded by VDEQ a test is made for premodification. If required (and not in replaced jump mode) VPRE is entered.</p> <p>VPRE: The address in B is gated to K and the premodifier is placed on L (from A). The sum of the two is then returned to B.</p> <p>Note: B₀₋₁₃ → K B₀₋₁₄ → K if \overline{EJM} v 072/3 SEK from if bit 13 if \overline{EJM}. 072/3 " " " " 14 if (EJM. 072/3) v ESM. \overline{EJM}. 072</p> <p>VDAT: The current datum is gated from D onto L and the address is placed on K from B. These are added in the mill and the final (datamised) address is loaded into N from the Q highway.</p> <p>Note: B₀₋₁₃ → K - (EJM + 072/3 + 117L PEPL) B₁₅₋₂₁ → K - (117L (EJM + CSM) PEPL + 072/3)</p> <p>Exit to the relevant instruction microprogram is made via GOOP.</p>	<p>(EBAJ-K) 3F7:26/62 (EBKM-K) 3F7:24/62 (EBNP-K) 3E7:2/62 (EBQ-K) 3F7:23/62 (EAAQ-L) 3F33:25/72 (EAAQ-L*) 3F33:23/72 (EASX-L) 3F33:7/72 EQAJ-B 3D13:31/79 EQKM-B 3D13:22/79 EQNQ-B 3D13:24/79 EQRZ-B 3D13:23/79 EQ-B 3D13:15/79</p> <p>EVDAT 3A11:21/2 GDLA 3F31:18/74</p> <p>VDAT</p> <p>(ED-L:1) 3E21:25/75 (EBAJ-K) 3F7:26/62 (EBKM-K) 3F7:24/62 (EBNP-K) 3E7:2/62 (EBQ-K) 3F7:23/62 (EBRX-K) 3E7:4/62</p> <p>EQAQ-N 3E1:2/83 EQIX-N 3E1:7/83</p> <p>GOOP 2B13:20/9</p>	<p>CSM v EJ</p> <p>072.3 . REL</p> <p>GDLA</p> <p>EJ v (1117L & REPL ESM & 1117L & (EJ & CSM92) v (REPL & I072:3)</p>	
<p>ISSUE Nov. 72</p> <p>ICL 1904A MK II 1904S 1903T</p> <p style="text-align: center;">INSTRUCTION PHASE :- JUMP INSTRUCTIONS</p> <p style="text-align: right;">FC1 SHEET 2 OF 4</p>				




COMMENTS

VPRE: The N field is premodified by gating it along with the premodifier (in P) to the mill where the two are added. The result is gated to A.

VMOD: The modifier (in B) is added, in the mill, to the N field held in A. The result is strobed to both N and B.

Exit is made via GOOP.

VPRE SIGNAL	MP	CONDITIONS
EPAJ-K	3E9:3/66	JUMP
EPKQ-K	3E9:5/66	
EPRX-K	3F9:25/66	JUMP & CSM
(EAAQ-L)	3F33:25/72	JUMP & RM=0
(EAAQ-L*)	3F33:23/72	
(EAR-L)	3F33:21/72	JUMP & RM=04
(EASX-L)	3F33:7/72	CSM
SC15	3D15:6/112	EVMOD & CSM
SC22	3D3:22/112	EVMOD
EQAZ-A	3F29:23/81	JUMP
EVMOD	3A15:21/1	JUMP
VMOD		
(EBAJ-K)	3F7:26/62	
(EBKM-K)	3F7:24/62	
(EAAQ-L)	3F33:25/72	I117L
(EAAQ-L*)	3F33:23/72	RM=0
(EAR-L)	3F33:21/72	(I117L, RM=0) & CSM
(EASX-L)	3F33:7/72	
EQNIP2		
EQ-N	3E1:8/83	
EQAQ-N	3E1:2/83	
EQRX-N	3E1:7/83	
GOOP	2B13:20/9	
EIX-A	3D26:18/88	
EQBIP		
EQ-B	3D13:15/79	
EQAJ-B	3D13:21/79	
EQKM-B	3D13:22/79	
EQNQ-B	3D13:24/79	
EQRZ-B	3D13:23/79	



COMMENTS

VPRE: The N field is premodified by gating it along with the premodifier (in P) to the mill where the two are added. The result is gated to A.

VMOD: The modifier (in B) is added, in the mill, to the N field held in A. The result is strobed to both N and A.

Exit is made via GOOP.

VPRE SIGNAL	MF	CONDITIONS
EPAJ-K	3E9:3/66	JUMP
EPKQ-K	3E9:5/66	JUMP & CSM
EPRX-K	3F9:25/66	JUMP & RM-0
(EAAQ-L)	3F33:25/72	JUMP & RM-0
(EAAQ-L*)	3F33:23/72	JUMP & RM-04
(EAR-L)	3F33:21/72	JUMP & RM-04
(EASX-L)	3F33:7/72	CSM
SC15	5L15:6/112	EVMOD & CSM
SC22	5D3:22/112	EVMOD
EQAZ-A	5F29:23/81	JUMP
EVMOD	5A15:21/1	JUMP
VMOD		
(EPAJ-K)	3F7:26/62	
(EPKM-K)	3F7:24/62	
(EAAQ-L)	3F33:25/72	I17L
(EAAQ-L*)	3F33:23/72	RM-0
(EAR-L)	3F33:21/72	(I17L)
(EASX-L)	3F33:7/72	RM-0 & CSM
EQNIPZ		
EQ-N	3E1:8/83	
EQAQ-N	3E1:2/83	
EQAN-N	3E1:7/83	
GOOP	2B13:20/9	
EQX-A	3D26:18/86	
EQPIP		
EQ-L	3D13:15/79	
EQAJ-B	3D13:21/79	
EQKM-B	3D13:22/75	
EQNG-B	3D13:24/79	
EQAZ-B	3D13:23/79	

1

2


3

4

Read operand n to B, and increment instruction address.

Add x (fn 3+7 only), -n and C22, and strobe result to A, B and P. Set overflow (fn 2+3) or carry (fn 6+7), as required.

Exit from instruction.



COMMENTS

Relevant signals active in previous beat:
EVR, EVI, EELIN-B.

VR, VI: Operand n is read to B from store. The current instruction address is incremented in the mill (PLUS 1 forces data flow CYB0) and restored to C (bits 0-21).

V1:

Fn 2+3 (1) operate on a s.l. operand or the m.s. word of a d.l. operand (sets overflow).

Fn 6+7 (2) operate on l.s. word of a d.l. operand.


The A → L gating (x in A) is only requested for fns 3 and 7.

- 1) CCY clears carry from a previous instruction in C22. If M23 ≠ M24, SOV sets overflow in C23.
- 2) FQ23Z clears the redundant sign bit from bit 23 of A, B and P. GM24CY sets carry from inverse carry into mill slice 24).

EOI: The result (in B) is written to accumulator X in the next beat.


VLVR SIGNAL	I:P	CONDITIONS
(FLS3-XJ) (EN-SAD) (ESIN-B) (READ) (ECAX-K) (PLUS 1) EM-Q	3F19:6/91 2E11:3/93 6D4:21/248 2E4:12/162 3E10:10/67 3D24:8/10 3C14:23/167	HXOP
EQAX-C RESFL EHX-B	3E17:12/85 2D7:6/32 3F18:18/80	RESFL DORLF. CPR. EXEC HXOP
EV1 GALALL PNBAZ-K EENC22	3A16:12/8 3D30:3/70 2F17:24/94 2E7:12/32	RESFL F0 (see comments) EV1
V1		
(PCHECK) (EAAQ-L) (EAR-L) (EASX-L) (EAY-L) (EAZ-L) (ENBAZ-K) (GNC22) PFAIL DIE	3D15:17/112 3F33:25/72 3F33:21/72 3F33:7/72 3F33:5/72 3F33:3/72 3D3:9/112 3D3:17/112 6A6:21/214 3B33:25/44	See comments PGEN=RB24 PFAIL PCHECK. INHPL
EM-Q EQAZ-A EQ-B EQAJ-B EQKM-B EQNQ-B EQRZ-B EQAZ-P CCY SOV GM24CY FQ23Z EOI	3C14:23/167 3F29:23/81 3D13:15/79 3D13:21/79 3D13:22/79 3D13:24/79 3D13:23/79 3F3:18/84 3F12:18/99 2D7:18/32 2D7:9/32 3F22:25/101 2A16:15/41	F2 F2 CF6:7 F2
RBAZ-X	3F25:8/90	ENDHES





COMMENTS	VI	MP	CONDITIONS
	SIGNAL		
<p>Relevant signals active in previous beat: GPB, EV1, FCYB0, GALALL.</p>	(EN-SAD)	2F11:3/93	
	(EAAQ-L)	3F33:25/72	
	(EAR-L)	3F33:21/72	
	(EASX-L)	3F33:7/72	
	(EAY-L)	3F33:5/72	
	(EAZ-L)	3F33:3/72	
	EM-Q	3C14:23/167	
	EQAZ-A	3F29:23/81	
	EQ-B	3D13:15/79	
	EQAJ-B	3D13:21/79	
	EQKM-B	3D13:22/79	
	EQNQ-B	3D13:24/79	
	EQRZ-B	3D13:23/79	
	EQAZ-P	3F3:18/84	
	CCY	3F12:18/99	F2, RESFL
SOV	2D7:18/32	F2, RESFL	
GM23CY	3F11:10/105	CF4-5	
FQ23Z	3F22:25/101	F2	
RESFL	2D7:6/32	DORL.F. CPR, EXEC	
	EVW	2B3:18/3	} RESFL
	EVI	2B2:18/4	
	EEB-SO	2F7:17/106	IXOP
	VW, VI		
<p>V1</p> <p>Fn0 (1) operates on S. L. operand or m. s. part of d. c. operand (sets overflow).</p> <p>Fn4 (2) operates on l. s. part of d. c. operand. Note that in each case operand x is in A.</p> <p>1) CCY clears any previous carry from C22, and SOV sets C23 if M23 ≠ M24.</p> <p>2) Carry is set from bit 23 of the mill output (GM23CY) and the redundant sign bit is cleared from bit 23 of A, B and P (FQ23Z).</p> <p>VW, VI</p> <p>The result (in B) is written to store address N. The current instruction address is incremented by 1 in the mill (PLUS 1 forces data flow CYB0) and restored to C (bits 0-21).</p>	(EB-SO)	3F21:9/75	
	(WRITE)	2E4:6/162	
	(EN-SAD)	2E11:3/93	
	(ECAX-K)	3E10:10/67	
	(PLUS 1)	3D24:8/109	
	EM-Q	3C14:23/167	
	EQAX-C	3F17:12/95	RESFL
	EL53-XJ	3F19:6/91	
	EBAZ-X	3F25:8/90	IXOP
	EOI	2A16:15/41	





Read operand n to B, and increment instruction address.


Add n, x and c and strobe the result to A, B and P. Set overflow (fn1) or carry (fn5).

Write result (in B) to store.

Exit from instruction.

COMMENTS	VR, VI SIGNAL	M.F.	CONDITIONS
Relevant signals active in previous beat: EVR, EVI, EESSIN-B; GPC.			
	(ESIN-B) (EN-SAD) (READ) (ECAX-K) (PLUS 1) (PAUSE) EM-Q ELS3-XJ EHX-B EQAX-C RESFL	6D4:21/248 2E11:3/93 2E4:12/162 3E10:10/67 3D24:8/109 2E10:7/143 3C14:23/167 3F19:6/91 3F14:18/87 3E17:12/85 2D7:6/32	HXOP INHPAUS HXOP RESFL DORL.F. CPR. EXEC
VR, VI: Operand n is read to B from store. The current instruction address is incremented in the mill (PLUS 1 forces data flow CYB0) and restored to C ₀₋₂₁ .	EV1 GALALL GBKALL ECYB0	3A16:12/8 3D30:3/70 3F6:21/61 3F2:25/96	RESFL F1 F0 F1
	V1		
	(PAUSE) (PCHECK) (EAAQ-L) (EAR-L) (EASX-L) (EAY-L) (EAZ-L) (EBAJ-K) (EBKM-K) (EBNP-K) (EBQ-K) (EBRX-K) (EBYZ-K) (GC22) PFAIL DIE	2E10:7/143 3D15:17/112 3F33:25/72 3F33:21/72 3F33:7/72 3F33:3/72 3F7:26/62 3F7:24/62 3E7:2/62 3F7:23/62 3F7:4/62 3F7:25/62 2F10:25/112 6A6:21/214 3B33:25/44	PGEN = RB24 PFAIL.PCHECK. INHFFL
V1: Fn1 (1) operates on a s.l. operand or the m.s. word of a d.l. operand. Fn5 (2) operates on the l.s. word of a d.l. operand.	EM-Q EQAZ-A EB-Q EQAJ-B EQKM-B EQNQ-B EQHZ-B EQAZ-P CCY SOV GM23CY FQ23Z	3C14:23/167 3F29:23/81 3D13:15/79 3D13:21/79 3D13:22/79 3D13:24/79 3D13:23/79 3F3:18/84 3F12:18/99 2D7:18/32 3F11:10/105 3F22:25/101	F2 F2 CF4:5 F2
1) CCY clears carry from a previous instruction in C22. If M23 ≠ M24, SOV sets overflow in C23. 2) The redundant sign bit is cleared from bit 23 of A, B and P. Carry is set from bit 23 of the mill output (GM23CY).	EVW EEB-SO	2B3:18/3 2F7:17/106	HXOP
	VW		
VW: The result (in B) is returned to store at address N. PAUSE is reset by UPEOW after approximately 500nS.	(PAUSE) (EN-SAD) (EB-SO) (WRITE) ELS3-XJ EBAZ-X EOI	2E10:7/143 2E11:3/93 3F21:9/75 2E4:6/162 3F19:6/91 3F26:8/90 2A16:15/41	See Comments HXOP HXOP





ISSUE

1
Nov. 72

ICL


1904A MK II
1904S 1903T

O12, O16 INSTRUCTIONS

FC 6
SHEET 1 OF 1



Read operand n from store to B register and increment instruction address.



Form $n - (x + c)$ and strobe result to A, B and P registers.

Write result (in B) to store.

COMMENTS

Relevant signals made in previous beat:
EVI, GPC, EVR, EESIN-B, ECYB0.

VI/VR: Read operand n from store to B.
Increment inst. addr. (in C) and return to C.

Reservation fail if $D > SAD \geq L$.

VI:

Fn 3 (1) deals with s/1 or m. s. part of d/1 operand.
Fn 7 (2) deals with l. s. part of d/1 operand.

- 1) CCY strobes C22 - i.e. clears any carry from previous inst. If M23 \neq M24 set overflow, i.e. force C23.
- 2) FQ23Z clears bit 23 of A, B and P register (not used in d/1). GM24CY - M24 \rightarrow CY (C23).

The result of the operation in the mill is sent to the A, B and P register.

Note

- a) Instead of using PLUS 1, to supply the end correction required by a negative operand, CY is produced (GNC22). Thus, $n' = (x + c) - x + c$.
- b) GNC22 makes CYB0 in data flow if RC22.
- c) If K < 8 detected in instruction phase, HXOP is set and remains set until EOI.

If parity fail, stop machine strobe (DIE).

Reservation fail if $D > SAD \geq L$.

VI/VR SIGNAL	M.P.	CONDITIONS
(EN-SAD) (HXOP)	2E11:3/93 3C26:23/160	See Comments (c)
ELS3 XJ	3F19:6/91	HXOP
EIX-B	3F14:18/87	
(ESIN-B)	6D4:21/248	HXOP
RI	C5E1:20/284	
RR	C5E1:23/284	HXOP, GPC DORLF, CPR, EXEC
(PAUSE)	2E10:7/143	
RESFL	2D7:6/32	
(ECAX-K)	3E10:10/67	
(PLUS 1)	3D24:8/109	
EM-Q	3C14:23/167	
EQAX-C	3E17:12/85	
GBKALI	3F6:21/61	RESFL
ENALALI	3D31:7/73	
EENARXL	3E33:20/102	
EENC22	2E7:12/32	
EVI	2B2:18/4	
VI		
(PCHECK) DIE	3D15:17/112 3B33:25/44	PCHECK, PFAIL, INHPPFL
(EBAJ-K)	3F7:26/62	F2 F2 HM23 / HM24
(EBKM-K)	3F7:24/62	
(EBNP-K)	3E7:2/62	
(EBQ-K)	3F7:23/62	
(EBRX-K)	3F7:4/62	
(EBYZ-K)	3F7:25/62	
(ENAAQ-L)	3C14:7/167	
(ENARX-L)	3D31:5/73	
(ENAYZ-L)	3D31:25/73	
(GNC22)	3D3:17/112	
CCY	3F12:18/99	
SOV	2D7:18/32	
RC23	6C5:9/226	
EM-Q	3C14:23/167	
EQAZ-P	3F3:18/84	
EQAZ-A	3F25:23/81	
EQ-B	3D13:15/79	
EQAJ-B	3D13:21/79	
EQKM-B	3D13:22/79	
EQNQ-B	3D13:24/79	
EQRZ-B	3D13:23/79	
FQ23Z	3F2:25/101	
GM24CY	2D7:9/32	
(HXOP)	3C26:23/160	
EB-SO	2F2:17/106	HXOP, FAW
EAW	2B3:18/3	
VW		
(EN-SAD) (HXOP)	2E11:3/93 3C26:23/160	See Comments (c)
ELS3 XJ	3F19:6/91	HXOP
EBAZ-X	3F25:8/90	
EB-SO	3F21:9/75	HXOP
WI	C5E1:21/284	
LR	C5E1:22/284	
EOI	2A16:15/41	


ISSUE 1 Nov. 72

ICL 1904A MKII 1904S, 1903T

O13, O17 INSTRUCTIONS

FC 7 SHEET 4 OF 4






Read operand n from store and increment instruction address.

Perform arithmetic operation.


Exit.

COMMENTS	VR/VI SIGNAL	M.P.	CONDITIONS
Also active at entry will be: GPA, EVR, EVI, and EESIN-B.			
	(EN-SAD) RESFL	2R11:3/93 2D7:6/32	DORLF & CPR & EXEC
	(ESIN-B) RI RR ECAX-K (PLUS 1) EQAX-C	6D4:21/248 C5E1:20/284 C5E1:23/284 3E10:10/67 3D24:8/109 3E17:12/85	
VR/VI: The operand n is read from the store to the B register and the instruction address is incremented and returned to C, operand x (in A from the Instruction Phase) is gated to the mill via the L highway.	GBKALL GALALL EVI EAND EOR ENEQV	3F6:21/61 3D30:3/70 3A16:12/8 2D18:25/95 3B33:12/44 3D20:17/107	CF0 CF1 CF2
	VI		
	(PCHECK) (AND) (OR) (NEQV) CCY EQAZ-P EQ-B EQAZ-A DIE EOI (EBAJ-K) (EBKM-K) (EBNP-K) (EBQ-K) (EBRX-K) (EBYZ-K) (EAAQ-L) (EAR-L) (EASX-L) (EAY-L) (EAZ-L)	3D15:17/112 3E21:6/75 3D3:11/112 3E21:12/75 3F12:18/99 3F3:18/84 3D13:15/79 3F29:23/81 3B33:25/44 2A16:18/41 3F7:26/62 3F7:24/62 3E7:2/62 3F7:23/62 3F7:4/62 3F7:25/62 3F33:25/72 3F33:21/72 3F33:7/72 3F33:5/72 3F33:3/72	CF0 CF1 CF2 PFAIL & INHPFL
VI: An arithmetic operation (AND, OR or NONEQUIVALENCE according to the function) is performed in the mill on x and n and the result gated via Q to the A, B and P registers. The final result of the operation in B is gated to accumulator X in the subsequent Instruction Phase, exit to which is made at EOI.			






COMMENTS	VR/VI SIGNAL	MP	CONDITIONS
Also active at entry will be: EVR, EVI, EESIN-B and GPA.	(EN-SAD) READ (ESIN-B) ECAN-K (PLUS 1) EQAN-C	2E11:3/93 2E4:12/162 6D4:21/248 3E10:10/67 3D24:8/109 3E17:12/85	
	EVI EEBI-K EVI:25	3A16:13/8 3D7:17/71 /62	1024 1025
	VI		
VR/VI: The operand n is read from store to register B. During the store cycle, the instruction address is updated and returned to C.	(EBI-K) (EBAJ-K) EQAZ-A EQAZ-P EQAJ-B EQKM-B EQNQ-B EQRZ-B CCY EOI	3E21:17/75 3F7:26/62 3F29:23/81 3F3-18/84 3D13:21/79 3D13:22/79 3D13:24/79 3D13:23/79 3F12:18/99 2A16:15/41	1024 1025
VI:			
a) 024: a character B _n of the operand n is gated via K and the mill to A, B and P.			
b) 025: the n ₉ field (the l.s. 9 bits of n) is gated via K and the mill to A, B and P.			
In the Instruction Phase which follows (entered at EOI) the required n field is gated to the selected accumulator X.			








Read operand n from store and increment instruction address.

Logical mill operation on x and n.

Exit.


COMMENTS	VR & VI SIGNAL	M.P.	CONDITIONS
VR & VI: The store is accessed at the N address and operand n is read to B. Operand x is in A from the Instruction Phase. VI increments the instruction address and returns it to C. GBKALL and GALALL prime B -> K and A -> L respectively.	(EN-SAD)	2E11:3/93	} HXOP } HXOP MAN RESFL DORLF & CPR & EXEC
	(ESIN-B)	6D4:21/248	
	(READ)	2E4:12/162	
	ELS3-XJ	3F19:6/91	
	EHX-B	3F14:18/87	
	(ECAX-K)	3E10:10/67	
	(PLUS1)	3D24:8/109	
	EQAX-C	3E17:12/85	
	RESFL	2D7:6/32	
	EM-Q	3C14:23/167	
	GBKALL	3F6:21/61	CF0 CF2 CF1
	GALALL	3F39:3/70	
	EAND	2D18:25/95	
	EOR	3B33:12/44	
	ENEQV	3D20:17/107	
EV1	3A16:12/8		
VI: A and B are gated to L and K respectively and thus appear in the mill. A logical AND, OR or NONEQUIVALENCE operation is performed on the operands and the result is strobed to A, B and P. The result must be in B for writing to store, but is also placed in A and P for the sake of uniformity of the V1 beats. (The 023 and 117 must have a copy of the result of V1 in A and p in case of interrupt).	VI		
	(EBQ-K)	3F7:23/62	} HXOP
	(PCHECK)	3D15:17/112	
	(EBAJ-K)	3F7:26/62	
	(EBKM-K)	3F7:24/62	
	(EBNP-K)	3E7:2/62	
	(EBRX-K)	3F7:4/62	
	(EBYZ-K)	3F7:25/62	
	(EAAQ-L)	3F33:25/72	
	(EAAQ-L*)	3F33:23/72	
	(EASX-L)	3F33:7/72	
	(EAY-L)	3F33:5/72	
	(EAZ-L)	3F33:3/72	
	(EAR-L)	3F33:21/72	
	CCY	3F12:18/99	
	(NEQV)	3E21:12/75	
	(AND)	3E21:6/75	
	(OR)	3D3:11/11	
	EQAZ-A	3F29:23/81	
	EQAZ-P	3F3:18/84	
EQAJ-B	3D13:21/79		
EQKM-B	3D13:22/79		
EQNQ-B	3D13:24/79		
EQRZ-B	3D13:23/79		
EED-SO	2F7:17/196		
EVW	2B3:18/3		
VW: The result is written to the store location held in N (or to an accumulator addressed by LS3 which would have been loaded from the mill in the Instruction Phase).	VW		
	(EN-SAD)	2E11:3/93	} HXOP } HXOP
	(EN-SO)	3F21:9/75	
	(WRITE)	2E4:6/162	
	ELBZ-X	3F25:8/90	
EOI	2A1C:15/41		







COMMENTS	VR & SIGNAL	MP	CONDITIONS
Also active at entry will be EEN-SAD, CG03, CF4.0, CF4-7, I034-7, I036:7, I035:7, etc.	(EN-SAD) 6D4:21/248 (ESIN-B) 6D4:21/248 (READ) 2E4:12/162 ELS3-XJ 3F19:6/19 EIN-B 3F14:18/87 (ECAX-K) 3E10:10/67 (PLUS 1) 3D24:8/109 EQAX-C 3E17:12/85	3D7:6/32	INH/PAUSE HXOP HXOP MAN RESPL & EN-SAD DORLE & CPR & EVEC
VR/VI: The operand n is read from store location N to register B. The instruction address is updated by one and returned to C.	GALALL EVI	3D30:3/70 3A16:12/8	
	VI		
	(P/CHECK) (EAAQ-L) 3F33:25/72 (EAAQ-L) 3F33:23/72 (EAR-L) 3F33:21/72 (EASX-L) 3F33:7/72 (EAY-L) 3F33:5/72 (EAZ-L) 3F33:3/72 EQAZ-A 3F29:23/81 EMFAN 3F28:17/100 EB-BJ 3E18:19/80 EQAJ-B 3D13:21/79 EQKM-B 3D13:22/79 EQNQ-B 3D13:24/79 EQ-B 3D13:15/79	3D15:17/112 3F33:25/72 3F33:23/72 3F33:21/72 3F33:7/72 3F33:5/72 3F33:3/72 3F29:23/81 3F28:17/100 3E18:19/80 3D13:21/79 3D13:22/79 3D13:24/79 3D13:15/79	HXOP 1034 1035 1036 1037
VI: The A register (containing x loaded in the Instruction Phase) is gated to the mill and a selected portion of it is gated as follows: 034 : (Q0-5) -> B 035 : (Q0-8) -> A, B, P 036 : (Q0-11) -> A, B, P to B partially. 037 : (Q0-14) -> A, B, P to A and P totally. For the 034, the 1, s. 6 bits of the mill are fanned to Q and one strobed to B. Carry is cleared in all cases. The required character is strobed to B to be written away in the next beat and is also placed in A and P. The latter is performed for the sake of uniformity of all VI beats: the 023 and 117 orders must have the result of VI in A and P in case of interrupt or hesitation.	EEB-SO EVW	2F7:17/106 2B5:18/3	
	VW		
	(EN-SAD) 2E11:3/93 (EB-SO) 3F21:9/75 (WRITE) 2E4:6/162 ELS3-XJ 3F19:6/91 EBAZ-X 3F25:8/90		HXOP HXOP
	EOI	3A16:12/11	






COMMENTS	VR/VI SIGNAL	MP	CONDITIONS
Also active at entry will be EVR, EVI, GCKALL, EQCALL, I040-2 and Cr0, 1 or 2 as appropriate.	(EN-SAD) (READ) (ESIN-B) RESFL (ECAX-K) (PLUS 1) EQAX-C	2E11:3/93 2E4:12/162 6D4:21/248 2D7:6/32 3E10:10/67 3D24:8/109 3E17:12/85	DORLF & CPl & EXEC MAN RESFL
VR & VI: Q to C gating is inhibited if there is a reservation failure (RESFL).	EV10 GALALL EV33	2A5:9/13 3D30:3/70 3B20:20/33	RESFL EV10 RESFL
V10: The multiplier (x) is available in A from the Instruction Phase and is gated to P. The count (N) is set to 24 and a logical shift specified (i.e. N _t = 1).	V10		
	(EAAQ-L) (EAAQ-L*) (EAR-L) (EASX-L) (EAY-L) (EAZ-L) EQAZ-P FN24 FNT1	3F33:25/72 3F33:23/72 3F33:21/72 3F33:7/72 3F33:5/72 3F33:3/72 3F3:18/84 3D29:13/113 2D18:8/95	
	EV11 GBKALL	2A6:16/14 3F6:21/61	
V11: The multiplicand (n) is gated to A and the count decremented to 23 (NSUB). Register B is loaded with x* for the 042 instruction.	V11		
	(EBAJ-K) (EBKM-K) (EBNP-K) (EBQ-K) (EBRX-K) (EBYZ-K) EQAZ-A EHX-B NSUB	3F7:26/62 3F7:24/62 3E7:2/62 3F7:23/62 3H7:4/62 3F7:25/62 3F29:23/81 3F14:18/87 3F18:21/80	
	EV12	3B11:10/15	
	V12		
	EQAJ-B EQKM-B EQNQ-B EQRZ-B EQ-B DSHR FK23	3D13:21/79 3D13:22/79 3D13:24/79 3D13:23/79 3D13:15/79 2C9:13/42 3F5:6/69	I040:1 I041
V12: 1) B is cleared to give a first partial product of zero. 2) B is forced to 2 ⁻²³ to form the rounding fraction.	EV13 GBKALL GALALL	2A18:5/16 3F6:21/61 3D30:3/70	(P0 & ENDHES) (FLAG1 & ENDHES)
	V13		
V13: The multiplicand (n) is added to the previous partial product in the mill if the l. s. multiplier bit (P0) is 1. For the first loop, n is added to the content of B which contains either zero (040), 2 ⁻²⁴ (041) or x* (042). A double right shift is performed, the l. s. bit of the mill being gated to the m. s. bit of P. This loop is repeated 23 times (i.e. until the count is N0-5 equals 1). After all 23 cycles, B will hold the m. s. part of the final product. M24 is gated onto 023 (vacant as a result of the shifting operation) for input to B as the addition of the multiplicand and cumulative partial product may result in overflow into M24. The 'flag' bistable FLAG1 is set if the l. s. multiplier bit (P0) is 1, to maintain a record of it during any subsequent hesitation. A hesitation breakpoint and RTI exit point are provided at the end of each cycle of the loop.	(EBAJ-K) (EBKM-K) (EBNP-K) (EBQ-K) (EBRX-K) (EBYZ-K) DSHR (EAAQ-L) (EAAQ-L*) (EAR-L) (EASX-L) (EAY-L) (EAZ-L) FM24Q23 SETFLAG1 FLAG1	3F7:26/62 3F7:24/62 3E7:2/62 3F7:23/62 3F7:4/62 3F7:25/62 2C9:13/42 3F33:25/72 3F33:23/72 3F33:21/72 3F33:7/72 3F33:5/72 3F33:3/72 3D17:9/22 3C30:10/150 3C32:24/152	(P0 & ENDHES) v (FLAG1 & ENDHES) M24 = Q23 P0 See Comments
	EV14 HESBKPT EV17 EV16 EV15 GBKALL ENALALL EENARX-L EPKALL	2A18:5/16 2B15:25/47 2A10:3/21 2A9:9/26 2A8:9/19 3F6:21/61 3D31:7/72 3E33:20/102 /66	RTI & N0-5 = 1 & HR N0-5 = 1. RTI. HR N0-5 = 1 N0-5 = 1 & P0 N0-5 = 1 & P0 EV15 EV16

	COMMENTS	V15 SIGNAL	MP	CONDITIONS
<p>Subtract multiplicand from final cumulative partial product.</p> <p>Write m. s. half of final product to X and clear carry and flag bistables.</p> <p>EXIT.</p> 	<p>V15: Overflow is set if M23 ≠ M24. This beat occurs only for a negative multiplier.</p> <p>V16: The l. s. half of the result is subject to a final right shift in the mill and is written to accumulator X + 1 in VQ of the subsequent Instruction Phase.</p>	<p>(EBAJ-K) 3F7:26/62 (EBKM-K) 3F7:24/62 (EBNP-K) 3E7:2/62 (EBQ-K) 3F7:23/62 (EBRX-K) 3F7:4/62 (EBYZ-K) 3F7:25/62 (ENAAQ-1) 3C14:7/167 (ENARX-1) 3D31:5/73 (ENAYZ-1) 3D31:25/73 (PLUS 1) 3D24:8/109 EQAJ-B 3D13:21/79 EQKM-B 3D13:22/79 EQNQ-B 3D13:24/79 EQRZ-B 3D13:23/79 EQ-B 3D13:15/79 EQ-B 3D13:15/79 SOV 2D7:18/32</p>	<p>EV16 EPKAL1 2A9:9/20 /66</p>	
<p>ISSUE 1 Nov. 72</p>	<p>ICL 1904A MKII 1904S,1903T</p>	<p>O40,O41 & O42 (MULTIPLY) INSTRUCTIONS (VH15-EOI)</p>	<p>FC14 SHEET 2 OF 2</p>	




COMMENTS	VR.VI SIGNAL	M.P.	CONDITIONS
Relevant signals active in previous beat: EVI, EVR, FESIN-B, I043.	(EN-SAD) (ESIN-B) (READ) (ECAX-K) (PLUS1) ELS -> XJ EQAX-C EHX-B RESFL	2E11:3/93 6D4:21/248 2E4:12/162 3E10:10/67 3D24:8/109 3F19: 6:91 3E17:12:85 3F14:18/87 2D7:6:32	HXOP RESFL HXOP DORL.F. CPR. EXEC
VR. VI: The character to be converted (nj) is read to B from store location N. The character is located in a specific character position of B. The current instruction address is incremented, and strobed to register C.	EVI0 EEBJ-K	2A5:9/13 3D7:17/71	RESFL EVI0
V10: The character nj (in B) is gated onto bits 0-5 of K, where it is strobed into register A and N. Operand x* is read to B. Carry is cleared (CCY) or forced set (FCY) dependent upon the value of nj, i.e. the l.s. six bits of K.	(PCHECK) (EBJ-K) ERX-XJ EHLX-B EM-Q PFALL DIE EQAQZ-A EQ-N EQAQ-N EQRX-N EQYZ-N CCY FCY EOI	3D15:17/112 3E21:17/75 3F20: 4/89 3F18:18/80 3C14:23/167 6A6:21/214 3B33:25/44 3F29:23/81 3E1: 8/83 3E1: 2/83 3E1: 7/83 3E1: 16/83 3F12:18/99 3F15:17/106 2A16:15:41	HXOP RESFL HXOP DORL.F. CPR. EXEC PGEN = RB24 PFALL,PCHECK. INHFFL K < 10 K < 10 FCY
If K ≥ 10, the character nj is non-numeric, and exit from the sequence is made via EOI. A numeric character (K < 10) results in entry to V11.	EVI1 GBKALL	2A6:16/14 3F6:21/61	K < 10 EVI1
V11: Operand x is read to A, and x* (B) strobed to P. Ni (N10-11) is forced to 2, thus any subsequent shifting operations will be of the arithmetic type.	(EBAJ-K) (EBKM-K) (EBNP-K) (EBQ-K) (EBRX-K) (EBYZ-K) ERX-XJ EM-Q EQAQZ-P EHX-A FNT2	3F7:26/62 3F7:24/62 3E7:2/62 3F7:23/62 3F7:4/62 3F7:25/62 3F20:4/89 3C14:23/167 3F3:18/84 3D26:18/88	
V12: Gate x (in A) to the mill, and shift left into Q. Shift x* one place left in P. Strobe Q (2x) to B and read x* to A.	EVI2 GALALL	3B11:10/15 3D30:3/70	
V13: The content of B (2x) is gated to the mill and shifted left onto Q. The content of P (2x*) is shifted left to give 4x*, and Q (4x*) is strobed to B.	(EAAQ-J) (EAR-L) (EASX-L) (EAY-L) (EAZ-L) ERX-XJ DSHL EQ-B EQAQ-B EQKM-B EQNQ-B EQRZ-B EHX-A	3F33:25/72 3F33:21/72 3F33:7/72 3F33:5/72 3F33:3/72 3F20:4/89 3F27:20/105 3D13:15/79 3D13:21/79 3D13:22/79 3D13:24/79 3D13:23/79 3D28:8/108	
	EVI3 GBKALL	2A18:5/16 3F6:21/61	
	(EBAJ-K) (EBKM-K) (EBNP-K) (EBQ-K) (EBRX-K) (EBYZ-K) DSHL EQ-B EQAQ-B EQKM-B EQNQ-B EQRZ-B	3F7:26/62 3F7:24/62 3E7:2/62 3F7:23/62 3F7:4/62 3F7:25/62 3F27:20/105 3D13:15/79 3D13:21/79 3D13:22/79 3D13:24/79 3D13:23/79	
	EVI4 CALALL EPKALL	2A7: 9/18 3D30:3/70 /66	


		COMMENTS	V14 SIGNAL	MP	CONDITIONS
Sheet 1	V14 L1	<p>V14: A (x*) and P (4x*) are added in the mill and the result (5x*) strobed to P. Any overflow from the mill operation (M23 = 1) is recorded in the carry bit stable (GM23CY). The redundant sign bit (P23) is cleared by FQ23Z. Operand x is read to A.</p>	(EAAQ-L) 3F33:25/72 (EAR-L) 3F33:21/72 (EASX-L) 3F33:7/72 (EAY-L) 3F33:5/72 (EAZ-L) 3F33:3/72 (EPAJ-K) 3E9:3/66 (EPKQ-K) 3E9:5/66 (EPRX-K) 3F9:23/66 (EPYZ-K) 3F9:23/66 ERX-XJ 3F20:4/89 EM-Q 3C14:23/167 EQAZ-P 3F3:18/84 EHX-A 3D26:18/88 FQ23Z 3F22:15/101 GM23CY 3F11:10/105	EV15 2A8:9/19 GALALL 3D30:3/70 GBKALL 3F6:21/61 LCYB0 3F2:25/96	
Strobe 5x* to P, read x to A.	V15 L1	<p>V15: 5x is formed in the mill by addition of A (x) and B (4x). Any overflow from the previous operation (in C22) is added in. The mill output and P are shifted one place to the left giving 10x on Q and 10x* in P. 10x is strobed to B, and overflow is set if M23 ≠ M24 (SOV).</p>			
Strobe 10x to B and 10x* to P.	V16 L1	<p>V16: The character nj (in N₀₋₅) is strobed to Register A.</p>			
Strobe nj to A.	V17 L1	<p>V17: 10x* (P) and (nj) are added in the mill, and the result strobed to P. FQ23Z clears P23 and any overflow (M23 = 1) is recorded in C22 (GM23CY).</p>			
Strobe 10x* plus nj to P.	V18 L1	<p>V18: Any overflow (C22) from the previous beat is added to 10x in the mill, and the result strobed to B. Carry is cleared (CCY) and overflow is set if M23 ≠ M24 (SOV).</p>			
Strobe 10x (+ overflow) to B.	V19 L1	<p>V19: 10x (in B) is written to accumulator X, and 10x* + nj (in P) is transferred to Register B.</p>			
Strobe 10x* plus nj to B, write 10x to X.	EOI	<p>EOI: 10x* + nj is written to accumulator X + 1 in beat VQ of the following Instruction Phase.</p>			
Exit from instruction					
ISSUE	I Nov. 77				
ICL	1904A MK II 1904S,1903T	043 INSTRUCTION (V14-EOI)	FC15		SHFLT 2 OF 2



COMMENTS	VR SIGNAL	M. P.	CONDITIONS
Also active at entry will be EVR, GALALL, and I044-6. I044, I045, I046 and I044:6 may be active as appropriate.	(EN-SAD) (ESIN-B) (READ) ELS3-XJ EHX-B RESFL	2E11:3/93 6D4:21/248 2E4:12/162 3F19:6/91 3F14:18/87 2D7:6/32	HKOP HKOP DORLF & EXEC & CPR
VR: x* is in A from the Instruction Phase and n is read from location N in store. Carry is set if the sign bit of the l. s. dividend (i. e. M23) is a 1. The FLG1 bistable is set.	(EAAQ-L) (EAAQ-L*) (EAR-L) (EASX-L) (EAY-L) (EAZ-L) (EQAQ-P) GM23CY SETFLG1	3F33:25/72 3F33:23/72 3F33:21/72 3F33:7/72 3F33:5/72 3F33:3/72 3F3:18/84 3F11:10/105 3C30:10/152	RESFL
	EV33 EV10 GBKALL	3B20:20/33 2A5:9/13 3F6:21/61	RESFL RESFL EV10
	V10		
V10: The divisor is transferred to A and Nt set to 1 to specify a logical shift. The count (Ns in N0-g) is set to 24 and the m. s. dividend (x) read to B from accumulator X when it was stored in the Instruction Phase.	(PCHECK) (EBAJ-K) (EBKM-K) (EBNP-K) (EBQ-K) (EBRX-K) (EQZ-K) EQAQ-A FN24 FNT1 ERX-XJ EIX-B	3D15:17/112 3F7:26/62 3F7:24/62 3E7:2/62 3F7:23/62 3F7:4/62 3F7:25/62 3F29:23/81 3D29:13/113 2D18:8/95 3F20:4/89 3F14:18/87	
	EVI EV11 FLALL ENARX-L ENALALL	3A16:12/8 2A6:16/14 3F32:18/76 3E33:20/102 3D31:7/72	HM = 0 HM = 0 I046 & RC22 & HM = 0
	V11		
	(EAAQ-L) (EAAQ-L*) (EAR-L) (EASX-L) (EAY-L) (EAZ-L) (ENAAQ-L) (ENARX-L) (ENAYZ-L) CCY DSHL NSUB EQAQ-B EQKM-B EQNQ-B EQRZ-B EQ-B	3F33:25/72 3F33:23/72 3F33:21/72 3F33:7/72 3F33:5/72 3F33:3/72 3C14:7/167 3D31:5/73 3D31:25/73 3F12:18/99 3F27:20/105 3F18:21/70 3D13:21/79 3D13:22/79 3D13:24/79 3D13:23/79 3D13:15/79	I046 & RC22 & HM = 0 I046
VI: Will be entered if the divisor is zero and overflow set. Where the divisor is non-zero, a test is performed to detect an 046 order (I046) with negative divisor.	EV12 GBKALL GALALL V12AEM ENALALL ENARX-L	3B11:10/15 3F6:21/61 3D30:3/70 3A6:7/17 3D31:7/72 3E33:20/102	A23EM23 A23EM23 V12AEM
V11: 1) If carry was set in VR (i. e. the dividend is negative) a pseudo m. s. dividend of all 1's must be set up; this puts -1 into B. A left shift then puts P23 (l. s. dividend sign bit) into B0 and sets P0 to zero. Carry is cleared. 2) If carry was not set (i. e. positive dividend) the m. s. dividend sign bit must be made zero (to equal that of the l. s. dividend). A double left shift puts the m. s. dividend B (with P23 in bit 0) and the l. s. dividend in P (with bit 0 = zero). Carry is cleared. 3) Because of the double-length shift, bit 23 of the l. s. dividend appears in bit 0 of B (i. e. bit 0 of the m. s. dividend) and bit 0 of P is cleared. The m. s. bit of the dividend which was in B23 is last. Carry is cleared.	VI (ECAX-K) (PLUS 1) EQAQ-C CCY FOV ERX-XJ EIX-B RSTFLG1 EOI	3E10:10/67 3D24:8/109 3F17:12/85 3F12:18/99 3F21:9/100 3F20:4/89 3F14:18/87 3C31:10/150 2A16:15/41	FLG1 FLG1
V12: The first partial remainder (PR) is formed either by addition or subtraction. The arithmetic operation to be performed is determined by comparison of the sign bits of the divisor (A23) and the dividend (M23). When these are equal M23EM23 is generated. The PR is shifted left and strobed to B.	EV12 GBKALL GALALL ENALALL EENARX-L	3B11:10/15 3F6:21/61 3D30:3/70 3A6:7/17 3D31:7/72 3E33:20/102	A23EM23 A23EM23 V12AEM
	(EBAJ-K) (EBKM-K) (EBNP-K) (EBQ-K) (EBRX-K) (EBYZ-K) (EAAQ-L) (EAAQ-L*) (EAR-L) (EASX-L) (EAY-L) (EAZ-L) (GALD) (ENAAQ-L) (ENARX-L) (ENAYZ-K) DSHL (PLUS 1) EQAQ-B EQKM-B EQNQ-B EQRZ-B EQ-B NSI-B FCY	3F7:26/62 3F7:24/62 3E7:2/62 3F7:23/62 3F7:4/62 3E7:25/62 3F33:25/72 3F33:23/72 3F33:21/72 3F33:7/72 3F33:5/72 3F33:3/72 3C14:7/167 3D31:5/73 3D31:25/73 3F27:20/105 3D24:8/109 3D13:21/79 3D13:22/79 3D13:24/79 3D13:23/79 3D13:15/79 3F18:21/80 3F21:9/100	A23EM23 A23EM23 & ENDHES A23EM23 & GALD & ZRODVD A23EM23 & GALD & ZRODVD
	EV13 GBKALL GALALL ENALALL EENARX-L	2A18:5/16 3F6:21/61 3D30:3/70 3D31:7/72 3E33:20/102	P0 & ENDHES GALALL
	FCY	3F15:17/106	
	EQZ-P0	3F2:6/96	



COMMENTS	V13 SIGNAL	M. P.	CONDITIONS
<p>V13: The new partial remainder (PR) is formed by addition (or subtraction) and a left shift, and is strobed to B. A test is made on the count (prior to exit from the beat) and V13 is re-entered until such time as $N_5 = 1$. In each 'loop back', a hesitation break-point and a real-time interrupt break-point are provided. If either of these are utilised, the sequence is re-entered as shown once the hesitation has been dealt with. When the count has been reduced to 1, the signs of the previous PR and divisor are tested and V14 is entered.</p>	(EBAJ-K)	3F7:26/62	<p>P0 & ENDHES</p> <p>GALALL</p>
	(EBKM-K)	3F7:24/62	
	(EBNP-K)	3E7:2/62	
	(EBQ-K)	3F7:23/62	
	(EBRX-K)	3E7:4/62	
	(EBYZ-K)	3F7:25/62	
	(EAAQ-L)	3F33:25/72	
	(EAAQ-L*)	3F33:23/72	
	(EAR-L)	3F33:21/72	
	(FASX-L)	3F33:7/72	
	(EAY-L)	3F33:5/72	
	(EAZ-L)	3F33:3/72	
	(ENAAQ-L)	3C14:7/167	
	(ENARX-L)	3D31:5/73	
	(ENAYZ-L)	3D31:25/73	
DSHL	3F27:20/105		
PLUS 1	3D24:8/109		
NSUB	3F18:21/80		
EQAJ-B	3D13:21/79		
EQKM-B	3D13:22/79		
EQNQ-B	3D13:24/79		
EQRZ-B	3D13:23/79		
EQ-B	3D13:15/79		
EEQ-P0	3F2:6/96		
EV14	2A7:9/18	$N_{0-5} = 1$ $N_{0-5} = 1 \& \overline{HR}$ & RTI	
EV13	2A18:5/16		
GBKALL	3F6:21/61	<p>A23EM23</p> <p>A23EM23</p>	
GALALL	3D30:3/70		
ENALALL	3D31:7/73		
V14:			
<p>V14: 1) PR sign = divisor sign (A23EM23): the final quotient bit is formed by subtracting the divisor from the previous PR. P0 is set.</p> <p>2) PR sign ≠ divisor sign (A23EM23): the final quotient bit is formed by addition. The final bit of the l. s. dividend is shifted out of P setting the quotient bit P0.</p>	(EBAJ-K)	3F7:26/62	<p>A23EM23</p> <p>A23EM23</p> <p>A23EM23</p> <p>A23EM23</p> <p>A23EM23 & ENDHES</p>
	(EBKM-K)	3F7:24/62	
(EBNP-K)	3E7:2/62		
(EBQ-K)	3F7:23/62		
(EBRX-K)	3E7:4/62		
(EBYZ-K)	3F7:25/62		
(EAAQ-L)	3F33:25/72		
(EAAQ-L*)	3F33:23/72		
(EAR-L)	3F33:21/72		
(FASX-L)	3F33:7/72		
(EAY-L)	3F33:5/72		
(EAZ-L)	3F33:3/72		
(ENAAQ-L)	3C14:7/167		
(ENARX-L)	3D31:5/73		
(ENAYZ-L)	3D31:25/73		
(PLUS 1)	3D24:8/109		
DSHL	3F27:20/105		
EEQ-P0	3F2:6/96		
EV15	2A8:9/19	<p>P0</p> <p>P0</p>	
GBKALL	3F6:21/61		
ENALALL	3D31:7/72		
EENARX-L	3E33:20/102		
GALALL	3D30:3/70		
V15:			
<p>V15: The final remainder is formed (by addition if P0 = 0 or by subtraction if P0 = 1) and the FLG1 bistable is reset.</p>	(EBAJ-K)	<p>Sec V14</p> <p>P0</p> <p>P0</p> <p>P0</p>	
	(EBKM-K)		
	(EBNP-K)		
	(EBQ-K)		
	(EBRX-K)		
	(EBYZ-K)		
	(EAAQ-L)		
	(EAAQ-L*)		
	(EAR-L)		
	(FASX-L)		
	(EAY-L)		
	(EAZ-L)		
	(ENAAQ-L)		
	(ENARX-L)		
	(ENAYZ-L)		
EQAJ-B	3D13:21/79		
EQKM-B	3D13:22/79		
EQNQ-B	3D13:24/79		
EQRZ-B	3D13:23/79		
EQ-B	3D13:15/79		
RSTFLG1*	3D27:7/140		
EV16	2A9:9/20	<p>P0</p> <p>P0 & HR & RA23</p> <p>P0 & HR & RA23 & I045</p> <p>P0 & RA23 & HR & I044.6</p>	
EV17	2A10:3/21		
EV18	3B12:22/23		
EV24	3B16:10/28		
GBKALL	3F6:21/61	<p>P0</p>	
GALALL	3D30:3/70		
V16:			
<p>V16: Caters for end correction in the case where the final quotient bit is 0. A remainder is formed in B by the addition of the final partial remainder (in B from V15) and the divisor (in A). A hesitation break-point is provided prior to entry to the next beat. V16 will be bypassed if the quotient bit (RA23) is a 1.</p>	(EBAJ-K)	<p>Sec V14</p> <p>P0</p>	
	(EBKM-K)		
	(EBNP-K)		
	(EBQ-K)		
	(EBRX-K)		
	(EBYZ-K)		
	(EAAQ-L)		
	(EAAQ-L*)		
	(EAR-L)		
	(EAX-L)		
	(EAY-L)		
	(EAZ-L)		
	(PLUS 1)		
	EV17		3D24:8/109
	GBKALL		2A10:3/21
EENARX-L	3F6:21/61		
EEENARX-L	3E33:20/102		



Form final partial remainder in mill.

Clear B register.
Transfer final partial remainder to mill.

Subtract divisor from remainder and strobe to N.

Transfer remainder to A.

Form twice remainder minus divisor.

Transfer remainder minus divisor to B.

COMMENTS

V17: The final partial remainder is formed by subtracting the divisor from the remainder. B still holds the remainder (from V16). A test is made on the FPR for zero (in the mill) to determine the next beat.

V25: The B register is cleared to give zero remainder.

V18: The FPR is fed to the mill and tested for zero.


V19: The quantity 'remainder minus divisor' is formed from B + A and strobed to N.

V20: The remainder (in B from V16) is transferred to A.

V21: The quantity 'twice remainder plus divisor' is formed in the mill from N and A and mill bit 23 is compared with the sign bit of the remainder to determine the next beat.

V22: The quantity formed in V21 is transferred to B.

V17	SIGNAL	MP	CONDITIONS
(EBAJ-K)	3F7:26/62		
(EBKM-K)	3F7:24/62		
(EBNP-K)	3E7:2/62		
(EBQ-K)	3F7:23/62		
(EBRX-K)	3F7:4/62		
(EBYZ-K)	3F7:25/62		
(ENAAQ-L)	3C14:7/167		
(ENARX-L)	3D31:5/73		
(ENAYZ-L)	3D31:25/73		
(PLUS 1)	3D24:1/109		
EV25	3B17:21/29		HM 0
EV18	3B12:22/23		I045 & HM 0
EV24	3B16:10/28		HM 0 & I104:6
GBKALL	3F6:21/61		EV18
V25			
EQHP	2D17:7/78		
EQAJ-B	3D13:21/79		
EQKM-B	3D13:22/79		
EQNQ-B	3D13:24/79		
EQRZ-B	3D13:23/79		
EQ-B	3D13:15/79		
EV23	2A13:8/9		
EPKALL	/66		
V18			
(EBAJ-K)	3F7:26/62		
(EBKM-K)	3F7:24/62		
(EBNP-K)	3E7:2/62		
(EBQ-K)	3F7:23/62		
(EBRX-K)	3F7:4/62		
(EBYZ-K)	3F7:25/62		
EV19	2A11:9/24		HM 0
GBKALL	3F6:21/61		
ENALALL	3D31:7/7		EV19
ENARX-L	3E33:20/102		
EV24	3B16:10/28		HM 0
V19			
(EBAJ-K)	3F7:26/62		
(EBKM-K)	3F7:24/62		
(EBNP-K)	3E7:2/62		
(EBQ-K)	3F7:23/62		
(EBRX-K)	3F7:4/62		
(EBYZ-K)	3F7:25/62		
(ENAAQ-L)	3C14:7/167		
(ENARX-L)	3D31:5/73		
(ENAYZ-L)	3D31:25/73		
(PLUS 1)	3D24:3/109		
EQAQ-N	3E1:2/83		
EQRX-N	3E1:7/83		
EQYZ-N	3E1:16/83		
EQ-N	3E1:8/83		
EV20	3B13:18/25		
GBKALL	3F6:21/61		
V20			
(EBAJ-K)	3F7:26/62		
(EBKM-K)	3F7:24/62		
(EBNP-K)	3E7:2/62		
(EBRX-K)	3F7:4/62		
(EBYZ-K)	3F7:25/62		
EQAZ-A	3F29:23/81		DVD111
EV21	3B14:26/26		
ENKALL	3F8:7/61		
ENKQ-K	/61		
GALALL	3D30:3/70		
V21			
(ENAJ-K)	3D8:25/64		
(ENKQ-K)	3D8:23/64		
(ENRX-K)	3D8:17/64		
(ENYZ-K)	3D8:10/64		
(EAAQ-L)	3F33:25/72		
(EAAQ-L)	3F33:23/72		
(EAR-L)	3F33:21/72		
(EASX-L)	3F33:7/72		
(EAY-L)	3F33:5/72		
(EAZ-L)	3F33:3/72		
EV22	3B15:18/27		A23EM23
EV24	3B16:10/28		A23EM23
ENKALL	3E8:7/64		EV22
V22			
(ENAJ-K)	3D8:25/64		
(ENKQ-K)	3D8:23/64		
(ENRX-K)	3D8:17/64		
(ENYZ-K)	3D8:10/64		
EQHP	2D17:7/78		
EQAJ-B	3D13:21/79		
EQKM-B	3D13:22/79		
EQNQ-B	3D13:24/79		
EQRZ-B	3D13:23/79		
EQ-B	3D13:15/79		
EV23	2A13:8/9		
EPKALL	/66		




- 1) Write zero remainder to X and round quotient.
- 2) Write true remainder to X and transfer quotient to B.


Increment instruction address and transfer B to accumulator.

Exit.

COMMENTS	V23	M.P.	CONDITIONS
	SIGNAL		
	(PLUS 1)	3D24:8/109	RC22
	EQAJ-B	3D13:21/79	
	EQKM-B	3D13:22/79	
	EQNQ-B	3D13:24/79	
	EQRZ-B	3D13:23/74	
SOV	2D7:18/32		
EBAZ-X	3F25:8/90		
ERX-XJ	3F20:4/89		
EVI	2B2:18/4		
V24			
V23: The quotient in P is incremented by 1 and transferred to B. The remainder (in B) is transferred to accumulator X. Overflow is set if carry is clear (i.e. RC22). V24: The true remainder (FPR + divisor) held in B is written to accumulator X and the quotient held in P is transferred to register B.	(EPAJ-K)	3E9:3/66	RC22
	(EPKQ-K)	3E9:5/66	
	(EPRX-K)	3F9:25/66	
	(EPYZ-K)	3F9:23/66	
	EQHIP	2D17:7/78	
	EQAJ-B	3D13:21/79	
	EQKM-B	3D13:22/79	
	EQNQ-B	3D13:24/79	
	EQRZ-B	3D13:23/79	
	EQ-B	3D13:15/79	
EBAZ-X	3F25:8/90		
ERX-XJ	3F20:4/89		
EVI	2B2:18/4		
VI			
VI: The instruction address is read from C, incremented and returned to C to give the address of the next instruction. Carry is cleared unconditionally. Exit occurs at EOI, a break point being provided prior to entry to the Instruction Phase.	(ECAX-K)	3E10:10/67	FLG1
	(PLUS 1)	3D24:8/109	
	EQAX-C	3E17:12/85	
	CCY	3F12:18/99	
	EBAZ-X*	3F25:6/90	
	ERX-XJ	3F20:4/89	
	FOV	3F21:9/100	
	RSTFLG1*	3D27:7/140	
	EOI	2A16:15/41	



COMMENTS	V1 SIGNAL	M.P.	CONDITIONS
Relevant signals active in previous beat: ESC22, EVI			
V1: The address into which the B, C, D, is to be written (N) is tested for reservation violation. The current instruction address (in C) is incremented by 1, and restored to C and B. The FLG1 bistable is set.	(EN-SAD) 2E11:3/93 (ECAX-K) 3E10:10/67 (PLUS1) 3D24:8/109 (SC22) 3D32:2/11 EM-Q 3C14:23/167 EQBJP 2D17:7/78 EQ-B 3D13:15/79 EQAJ-B 3D13:21/79 EQKM-B 3D13:22/79 EQNQ-B 3D13:24/79 EQRZ-B 3D13:23/79 EQAX-C 3E17:4/85		RESFL
VW10: The next instruction address is written to absolute location 10. The B, C, D, characters destination address is transferred to register C. Operand x*, the l.s. part of the binary fraction, is read to A. Nt (N10-11) is forced to 2 (FNT2) indicating that any subsequent shifting operation will be of the arithmetic type. The RPT (repeat) bistable is set to control the re-cycling of the conversion loop.	EVW10 3A18:10/38 SETFLG1 3C30:10/150 EEB-SO 2F7:17/106 ENKALL 3F8:7/64		RESFL
V11: This beat is the first of the conversion loop, which comprises beats V11 to V16. At the end of the 1st cycle the RPT bistable is reset, thus RPT refers to the first and RPT to the second. RPT: operand x* is transferred to register P RPT: operand x is transferred to register B, and 10x* (l.s. fraction is written to accumulator X + 1.	VW10 (FLG1) 3C32:24/152 (EB-SO) 3E21:9/75 (WHITE) 2F4:6/162 (FSAD10) 3F10:9/112 (ENAD-K) 3D8:25/64 (ENKQ-K) 3D8:28/64 (ENRX-K) 3D8:17/64 (ENYZ-K) 3D8:10/64 FRCEI 2F3:3/115 FRCE3 2F3:6/115 FRX-XJ 3F20:4/89 EM-Q 3C14:23/167 147NH EQCALL 3F17:2/85 EQAX-C 3E17:12/85 EQY-C 3E17:16/85 EQZ-C 3E17:16/85 FNT2 3D28:8/10 EV11 2A6:6/14 GALALL 3D30:3/70		RESFL
V12: RPT: As a result of the arithmetic double left shift 2x* is formed in P, and x*22 (P22) is strobed to B0. RPT: The double left shift gives 2x in P and x22 in B0.	(EAAQ-L) 3F33:25/72 (EAL-L) 3F33:21/72 (EASX-L) 3F33:7/72 (EAY-L) 3F33:5/72 (EAZ-L) 3F33:3/72 (RPT) 3C28:23/14 ERN-XJ 3F20:4/89 EM-Q 3C14:23/167 EQAZ-P 3F3:18/81 EBAZ-X* 3F21:6/90		1047. HES 147NH. VW10
V13: RPT: Both B (in the mill) and P are shifted left resulting in 4x* in A and x*21-22 in B0-1. RPT: The double left shift gives 4x in P and x21-22 in B.	EV12 3B11:10/15		RESFL
V14: RPT: 5x* is formed in the mill, and strobed to register P. RPT: 5x is formed in the mill and strobed to P. In either case the redundant sign bit in P23 is cleared (FQ23Z), and any overflow resulting from the mill operation (M23: 1) is recorded in the carry bistable (GM23CY).	DSH 3F27:20/10 EQ B 3D13:15/79 EQAJ-B 3D13:21/79 EQKM-B 3D13:22/79 EQNQ-B 3D13:24/79 EQRZ-B 3D13:23/79 EV13 2A15:5/16 GBKALL 3F6:21/61		1047. HES 1047. FLG1. ENHNEH
	(EPRX-K) 3F9:25/66 (EPYZ-K) 3F9:23/66 EM-Q 3C14:23/167 EQAZ-P 3F3:18/84 FQ23Z GM23CY 3F11:10/105 EV15 2A8:9/19 GBKALL 3F6:21/61 ECYB0 3F2:25/96		
	(EAAQ-L) 3F33:25/72 (EAL-L) 3F33:21/72 (EASX-L) 3F33:7/72 (EAY-L) 3F33:5/72 (EAZ-L) 3F33:3/72 (RPT) 3C28:23/14 (ERN-XJ) 3F20:4/89 (EM-Q) 3C14:23/167 (EQAZ-P) 3F3:18/81 (EBAZ-X*) 3F21:6/90		
	(EPRX-K) 3F9:25/66 (EPYZ-K) 3F9:23/66 EM-Q 3C14:23/167 EQAZ-P 3F3:18/84 FQ23Z GM23CY 3F11:10/105 EV15 2A8:9/19 GBKALL 3F6:21/61 ECYB0 3F2:25/96		



COMMENTS

VR: The word into which the B. C. D. character is to be inserted is read from store to B, on the read part of a Read Pause Write cycle.

V22:

1) The ZS bistable has been previously set, and the B. C. D. character (A0-3) is zero. A space character (010000) is formed by forcing K4, and is strobed into a particular character position of B, as specified by the character address in N22-23.

2) The B. C. D. character (in the l. s. bits of A) is fanned onto Q to be strobed into a particular character position of B. The ZS bistable is cleared.


VW: The word in B (containing the B. C. D. or space character) is written to the destination address N.

VR10: The next instruction address (dumped in VW10) is retrieved from store location 10.


V23: The next instruction address is strobed to C₀₋₂₁ with overflow (also dumped in VW10 and retrieved in VR10) restored to C23. The carry bistable is cleared.

VR SIGNAL	M. P.	CONDITIONS
(EN-SAD) (READ) (ESIN-B) (PAUSE) ELS3-XJ EHX-B	2E11:3/93 6D4:21/248 2F19:6/91 3F14:18/87	HXOP HXOP
EV22 GALA.LL	3H15:18/27 3D30:3/70	ZS _{A0-3} 0
V22		
(PCHECK) (FK4) (EAAQ-L) (EAR-L) (EASX-L) (EAY-L) (EAZ-L) PFail DIE	3D15:17/112 3D 5:26/69 3F33:23/72 3F33:21/72 3F33:7/72 3F33:5/72 3F33:3/72 6A6:21/21 3B33:25/44	ZS. A0-3 = 0 RB24 = PGEN PCHECK, PFAIL INHFFL
EMFAN EQ-BJ EQ-B GQ2Z	3F28:17/107 3E18:19/80 3D13:15/79 3D23:25/103	A0-3 ≠ 0
EVW EEB-SO	2B3:18/3 2F7:17/106	HXOP
VW		
EHX-B (EN-SAD) (EB-SO) (WRITE) ELS3-XJ	3F14:18/87 2E11: 3/93 3E21: 9/75 2E 4: 6/162 3F19:6/91	HXOP HXOP
EVRI0 ESIN-B	3A14:22/39 2E17:2/94	HXOP
VR10		
(FSAD10) (ESIN-B) (READ) FRCE1 FRCE3		
EV23 GPKA.LL	2A13:8/9 3F6:21/61	
V23		
(PCHECK) (EBAI-K) (EBKM-K) (LBNP-K) (EBQ-K) (EBHX-K) (EBYZ-K) PFail DIE		RB24 = PGEN PCHECK, PFAIL INHFFL
EM-Q EQAX-C EQZ-C CCY EOI		






COMMENTS	V2 SIGNAL	M P	CONDITIONS
Relevant signals active in previous beat: GOOP, EV2, GaLALL.	(EAAQ-L) (EAAQ-L*) (EAR-L) (EASX-L) (EAY-L) (EAZ-L)	3F33:25/72 3F33:23/72 3F33:21/72 3F33:7/72 3F33:5/72 3F33:3/72	I050:1.HM 0 I052:3.HM 0 I054:5.M23 I056:7.M23
V2: Mill Tests according to instructions being carried out, as follows:- 050/1 Instructions test to determine whether x = 0 052/3 " " " " " x ≠ 0 054/5 " " " " " x > 0 (+ve) 056/7 " " " " " x < 0 (-ve)	SUCJUMP SUCJUMP1 SUCJUMP2 EM-Q EQ-B EQAJ-B EQKM-B EQNQ-B EQRZ-B XRDS	3E23:20/111 3F23:2/111 3E23:24/111 3C14:23/167 3D13:15/79 3D13:21/79 3D13:22/79 3D13:24/79 3D13:23/79 2A12:8/30	SUCJUMP SUCJUMP1 XRDS EJ (I076:7 v FPIBUSY v FPI) XRDS.EJ SUCJUMP1 (I076:7 v FPIBUSY) XRDS2.(EXEC v RG02)
VI: is entered if the jump is unsuccessful (SUCJUMP).	EV1	3A16:12/8	SUCJUMP SUCJUMP1 XRDS
V5 and V6 are only entered if Extended Jump Mode (EJM) is specified, otherwise V8 is entered. EJM allows jumps > 32K words. EJM " " / 32K " - even instructions only. In EJM, jumps may be either RELATIVE or REPLACED.	EV5 XRDS2	 3A16:21/8	 SUCJUMP1 XRDS SUCJUMP1 (I076:7 v FPIBUSY) XRDS2.(EXEC v RG02)
V6: (RELATIVE) The branch address is formed by adding the current instruction address (now in A) to the relative N address, which may have been premodified in the instruction phase. In 'negative jumps', sign extension is carried out in VDEC of the instruction phase.	EV8 GDIA	3A21:12/11 3F31:18/74	F0
V5: 1) If previous 117 instruction (117L), premodifier is in P. This is added to datum and result strobed to A. See conditions for EV5 (in V2 below).	VI		
VR: (REPLACED) x (in B) copied into P. Store location of branch address was datumised and placed in N register in instruction phase. In VR the store is addressed from N and this part of the branch address is read out to B.	(ECAX-K) (PLUS I) EM-Q EQAX-C EOI	3E10:10/67 3D24:8/109 3C14:23/167 3E17:12/85 2A16:15/41	RESFL
V6: (REPLACED) Datum or (Datum + Premodifier) was placed in A in V5. Remainder of branch address is now in B. The contents of A and B are added to form the complete branch address, which is strobed to N.	V5		
	(ECAX-K) (EPAJ-K) (EPKQ-K) (EPRX-K) ED:L1 ED:L2 EM-Q EQAZ-A	3E10:10/67 3E9:3/66 3F9:5/66 3F9:25/66 3C14:23/167 3F29:23/81	F0 117L.REPL GDIA (V2)
	EV6 EVR GALALL EESIN B	3A20:21/10 2A17:5/7 3D30:3/70 2E17:2/94	REPL F0 EV6 EVR.DXOP
	VR		
	(EBAJ-K) (EBKM-K) (EBNP-K) (EBQ-K) (EBRX-K) (EBY-K) EM-Q EQAZ-P EIS3-X1 EIX-B (EK-SAD)	3F7:26/62 3F7:24/62 3F7:2/62 3F7:23/62 3E7:4/62 3F7:25/62 3C14:23/167 3E19:6/91 3F14:18/87 2E11:3/93	HXOP HXOP DORLF.CPI EXEC HXOP
	RESFL RI (RSIN-B)	5D1:20/284 6D4:21/248	EXEC HXOP
	EV6 GALALL	3A20:21/10 3D30:3/70	RESFL
	V6		
	(PCHECK) DIE (EAAQ-L) (EAAQ-L*) (EAR-L) (EASX-L) (EAY-L) (EAZ-L) (ENRQ-K) (ENRX-K) EM-Q (EBAJ-K) (EBKM-K) (EBNP-K) (EBRX-K) (EBQ-K) EQ-N EQYZ-N EQHX-N EQAQ-F	3D15:17/112 3B33:25/44 3F33:25/72 3F33:23/72 3F33:21/72 3F33:7/72 3F33:5/72 3F33:3/72 3D8:23/64 3D8:17/61 3C14:23/167 3F7:26/62 3F7:24/62 3E7:2/62 3E7:4/62 3F7:23/62 3E1:8/83 3E1:16/83 3E1:7/83 3E1:2/83	PFALL
	EV8 HESBKPT E710	3A21:12/11 2B15:25/47 2A5:9/13	XRDS2.(EXEC v RG02) XRDS2.EXEC RG02 XRDS2.EXEC RG02.HR



COMMENTS	V8 SIGNAL	M.P.	CONDITIONS
If Executive Trace has been specified by a 125E instruction, a special Executive Monitoring routine is entered prior to V8. A hesitation break point occurs at the start of this routine.	(EN-SAD)	2E11: 3/93	DORLF. CPR. EXEC
	RESFL	2D 7: 6/32	
	(ENAJ-K)	3D 8:25/64	FCI RESFL. EXCD EXEC. MM3
	(ENKQ-K)	3D 8:23/64	
	(ENRX-K)	3D 8:17/64	
	EM-Q	3C14:23/167	
	EQAX-C	3E17:12/85	
	EOI	2A16:15/41	
	EV33	3B20:20/33	RESFL
	EV36	3A22:18/35	RG00. RG01 EXEC. PM RESFL
V8: N -> SAD is provided to initiate reservation check.	CCY	3F12:18/99	
EOI if EXCD. EXEC. MM3			
EXCD = Extracode and is only relevant in Group 7 instructions. If Monitor Mode 3 is specified in normal mode or if a RESFL occurs, the interrupt sequence is entered after V8.			
The branch address is only strobed to C if the conditions for EOI are present, as indicated by the broken line. It should be remembered that the conditions are present in V8 and that (as mentioned in the format conventions) the strobe terminating any beat followed by 'decision diamonds' occurs after the decision diamonds.			
Note that if a RESFL occurs, the interrupt sequence is entered at V33, but for mon. mode 3 the entry point is V36. See signal columns.			




COMMENTS	V2 SIGNAL	M P	CONDITIONS
Relevant signals active in previous beat: GOOP, CG06, GALALL, ESC15, EV2.	(EAAQ-L) (EAAQ-L*) (EAR-L) (EASX-L) (EAY-L) (EAY-L) (FK15-21)	3F33:25/72 3F33:23/72 2F33:21/72 3F33:7/72 3F33:5/72 3F33:3/72 3D5:12/69	CSM, CF67, (EV2) F2, CSM F2, CSM CF2:3 1060:1 CSM CSM
V2: Subtraction (from count) is performed by forcing K to 'all ones'. 'PLUS 1' adds 1 to modifier, FK1 adds 2 to modifier.	(FK22) (FK23) (FK1) (PLUS 1) (SC15) (EM-Q) (EQ-B) (EQAJ-B) (EQKM-B) (EQNQ-B) (EQRZ-B) XRDS	3E5:8/69 3E5:16/69 3D5:8/68 3D24:8/109 3D15:6/110 3D3:22/112 3C14:23/167 3D13:15/79 3D13:21/79 3D13:22/79 3D13:24/79 3D13:23/79 2D12:8/30	F2, CSM F2, CSM CF2:3 1060:1 CSM CSM
CSM: 1) Add 1 to the modifier (bits 0-14). Subtract 1 from the count (bits 15-23). SC15. 2) Add 2 to the modifier (bits 0-14). Subtract 1 from the count (bits 15-23). SC15.	SUCJUMP/ 1/2	3E23:20/111 3F23:2/111 3E23:24/111	CSM, CF0-5, CSM, 1060-3 M1523ZR, CSM, 1064:5 HMDZR SUCJUMP1, XRDS, E2, (10767, FPUBUS)
ESM: 1) Add 1 to the modifier (bits 0-21). SC22. 2) Add 2 to the modifier (bits 0-21). SC22.	XRDS2	3A16:21/8	SUCJUMP XRDS, SUCJUMP1, E2, 1064:7, FPUBUS)
Note that in ESM the 22-bit address leaves no room for a 'count portion' and the operations therefore affect only the modifier. If count required in ESM, 066/7 instruction follows.	EVI	3A16:23/8	SUCJUMP XRDS, SUCJUMP1, E2, 1064:7, FPUBUS)
SUCJUMP is generated if test on count (f0) successful. 1060-3 in CSM: SUCJUMP if M15-23 / 0. 1060-5 in CSM (i.e. ESM): there is no count portion and SUCJUMP is made unconditionally. If a count is required with these instructions, the next instruction is made an 066/7.	EV9	2B13:3/9	E2, 1064:7, FPUBUS)
VI is entered if jump is unsuccessful. V5 and V6 are only entered if Extended Jump Mode (EJM) is specified, otherwise V8 is entered. EJM allows jumps > 32K words. EJM allows jumps ≠ 32K words - even instructions only.	EV8	3A21:12/11	XRDS2, (EXEC RG02)
In EJM, jumps may be either RELATIVE or REPLACED.	GDLA	3F31:15/74	F0
V5: 1) If previous 117 instruction (17L), premodifier is in P. This is added to datum and result strobed to A. See conditions for EV5 (in V2 table below).	VI		
V6: (RELATIVE) The branch address is formed by adding the current instruction address (now in A) to the relative N address, which may have been premodified in the Instruction Phase.	ECAX-K (PLUS 1) EM-Q EQAX-C CCY EOI	3E10:10/67 3D24:8/109 3C14:23/167 3E17:12/85 3F12:18/99 2A16:15/41	RESF1, F0 (V2)
VR: (REPLACED) x (in B) copied into P. Store location of branch address was datumised and placed in N Register in instruction phase. In VR, the store is addressed from N and this part of the branch address is read out to B.	V5		
V6: (REPLACED) Datum or (Datum + Premodifier) was placed in A in V5. Remainder of branch address is now in B. The contents of A and B are added to form the complete branch address which is strobed to N.	EV6 EVR GALALL EESIN-B	2A20:21/10 2A17:5/7 3D30:3/70 2E11:2/91	REPL, F0 EV6 EVR, IXOP
	VR		
	(EBAJ-K) (EBKM-K) (EBNP-K) (EBQ-K) (EBRX-K) (EBY-K) EM-Q EQAZ-P EESX-N EIX-B (EN-SAD) RESF1	3E7:26/62 2F7:24/62 3E7:2/62 3F7:23/62 3E7:4/62 3E7:25/62 3C14:23/167 3F29:23/81 3F19:6/91 3F11:15/85 2E11:3/93 2D7:6/32 5E1:20/281	IXOP IXOP DORLE, CPH, EXEC IXOP
	RI (ESIN B)	6D4:21/284	IXOP
	EV6 GALALL	3A20:21/10 3D30:3/70	RESF1,
	V6 (PCHECK) DIE (EAAQ-L) (EAAQ-L*) (EAR-L) (EASX-L) (EAY-L) (EAY-L) (FKQ-K) (ENK-K)	3D15:17/112 3B33:25/44 3F33:25/72 3F33:71/72 3F33:5/72 3F33:3/72 3D8:23/64 3D8:17/64	PFALL
	EV8 HESBKPT	3A21:12/11 2B15:25/47	XRDS2, (EXEC RG02) XRDS2, EXEC RG02)
	EV10	2B 1:13/50	XRDS2, EXEC RG02, HR
	EENKQ-K EPKALL EV7	3E 1:16/83 3E 1:16/66 3A21:21/11	EV8 EV7, JUMP REPL.
	EV6 GALALL	3A20:21/10 3D30:3/70	RESF1,
	V6 (PCHECK) DIE (EAAQ-L) (EAAQ-L*) (EAR-L) (EASX-L) (EAY-L) (EAY-L) (FKQ-K) (ENK-K)	3D15:17/112 3B33:25/44 3F33:25/72 3F33:71/72 3F33:5/72 3F33:3/72 3D8:23/64 3D8:17/64	PFALL
	EV8 HESBKPT	3A21:12/11 2B15:25/47	XRDS2, (EXEC RG02) XRDS2, EXEC RG02)
	EV10	2B 1:13/50	XRDS2, EXEC RG02, HR
	EENKQ-K EPKALL EV7	3E 1:16/83 3E 1:16/66 3A21:21/11	EV8 EV7, JUMP REPL.
	EV6 GALALL	3A20:21/10 3D30:3/70	RESF1,
	V6 (PCHECK) DIE (EAAQ-L) (EAAQ-L*) (EAR-L) (EASX-L) (EAY-L) (EAY-L) (FKQ-K) (ENK-K)	3D15:17/112 3B33:25/44 3F33:25/72 3F33:71/72 3F33:5/72 3F33:3/72 3D8:23/64 3D8:17/64	PFALL
	EV8 HESBKPT	3A21:12/11 2B15:25/47	XRDS2, (EXEC RG02) XRDS2, EXEC RG02)
	EV10	2B 1:13/50	XRDS2, EXEC RG02, HR
	EENKQ-K EPKALL EV7	3E 1:16/83 3E 1:16/66 3A21:21/11	EV8 EV7, JUMP REPL.
	EV6 GALALL	3A20:21/10 3D30:3/70	RESF1,

Return x (in P) to B
(Group 06 and 07:1 instr. only).

EXEC. MON
FC. 54

FC. 53
(VW9)

Check branch address reservation and strobe to C (conditionally).



- 1) Write B to X in VQ of Inst. Phase following.
- 2) Set ZS if Iq 22. GQ22ZS.

COMMENTS

V7: X is returned to B in order that it may be written directly to acc. X in VQ of the Inst. Phase following.

If Executive Trace has been specified by a 125E instruction, a special Executive Monitoring routine is entered in the beat immediately before V8. A hes. break-point occurs at the start of this routine.

V8: N → SAD is provided to initiate reservation check.

EOI if EXCD, EXEC. MM3

EXCD: Extracode and is only relevant in Group 07 instructions. If Monitor Mode 3 is specified by the G register or if a RESFL occurs the interrupt sequence is entered in V8.

The branch address is only strobed to C if the conditions for EOI are present as indicated by the broken line. It should be remembered that the conditions are present in V8 and that (as mentioned in the format conventions) the strobe terminating any beat followed by 'decision boxes' occurs after the decision boxes.

In 070/1 instr., OV is cleared since a record is maintained in the link.

Note that, if a RESFL occurs, the interrupt sequence is entered at V33, but for Monitor Mode 3 the entry point is V36. See signal columns.

In 072:3 instructions, the Zero Suppression bistables takes up the state of the ZS bit (Q22) at the ultimate strobe of V8.

In 070-1 instructions, OV is cleared since a record is maintained in the link.


In 074-5 instructions, OV is cleared if X = 2 or 4 and forced if X = 7. (See conditions on Sheet 1)

V7 SIGNAL	M.P.	CONDITIONS
(EPAJ-K)	3E 9: 3/66	
(EPKQ-K)	3E 9: 5/66	
(EPRX-K)	3F 9: 5/66	
(EPYZ-K)	3F 9:23/66	
EM-Q	3C14:23/67	
EQ-B	3D13:15/79	
EQAJ-B	3D13:21/79	
EQKM-B	3D13:22/79	
EQNQ-B	3D13:24/79	
LQRZ-B	3D13:23/79	
XRDS2	3A16:21/8	
EV8	3A21:12/11	XRDS2, EXEC v RG02
hESBKPT	2B15:25/47	XRDS2, EXEC. RG02
EV10	2B 1:13/50	XRDS2, EXEC. RG02, HR EV8
EGNKQ-K		
V8		
(EN-SAD)	2E11: 3/93	
RESFL	2D 7: 6/32	DORLF, CPR, EXEC
(ENAJ-K)	3D 8:25/64	
(ENKQ-K)	3D 8:23/64	
(ENRX-K)	3D 8:17/64	
EM-Q	3C14:23/67	
EQAX-C	3E17:12/85	RESFL, EXCD EXEC. MM3
EOI	2A16:15/41	
EV33	3B20:20/33	RESFL
EV36	3A22:18/35	RG00, RG01 EXEC. PM, RESFL
COV	3E16:25/100	EOI. (1070:1 v 1074:5. XD ₂ vD4)
CCY	3F12:18/99	EOI
GQ22ZS	3D23:25/103	EOI. 1072:3
FOV	3F21: 9/100	EOI. (1074:5 XD ₇ v1072:3. RN23)

ISSUE 1 Nov. 72

ICL 1904A MKII 1904S,1903T GROUP 06 AND 07 INSTRUCTIONS (JUMPS)

FC19 TO FC24 SHEET 2 OF 2



COMMENTS

RELEVANT SIGNALS ACTIVE IN PREVIOUS BEAT GOOP, CG06, GALALL, ESC15 (CSM), ESC22 (ESM).

064/5 instructions are used with character counter/modifier formats.

V2

CSM & ESM:

Character address (bits 22 & 23) incremented by 1. If CH = 3, overflow occurs and is fed back to M0. EAC (End Around Carry) makes CYB0.

CSM only:

Count decremented by 1 (FK 15-21). Carry suppressed between bits 14 & 15.

ESM only:

There is no count component. If count required in ESM, this is dealt with by 066/7 instructions. Carry suppressed between bits 21 & 22.

SUCJUMP is generated if test on count ($\neq 0$) is successful. 1064-5 in CSM: SUCJUMP if M15-23 $\neq 0$. 1064-5 in CSM (i.e. ESM: there is no count portion and SUCJUMP is made unconditionally.

VI is entered if jump is unsuccessful. V5 & V6 are only entered if Extended Jump Mode (EJM) is specified, otherwise V8 is entered. EJM allows jumps > 32K words. EJM allows jumps \neq 32K words - even instructions only. In EJM, jumps may be RELATIVE or REPLACED.

V5

(1) If previous 117 instruction (117L), premodifier is in P. This is added to datum and result strobed to A. See conditions for EV5 (in V2 table below).

V6 (RELATIVE)

The branch address is formed by adding the current instruction address (now in A) to the relative N address, which may have been premodified in the instruction phase. In 'negative jumps', sign extension is carried out in VDEC of the instruction phase.


VR (REPLACED)

x (in B) copied into P. Store location of branch address was datumised and placed in N register in instruction phase. In VR, the store is addressed from N and this part of the branch address is read out to B.


V6 (REPLACED)

Datum or (Datum + Premodifier) was placed in A in V5. Remainder of branch address is now in B. The contents of A & B are added to form the complete branch address which is strobed to N.


V2	SIGNAL	MP	CONDITIONS
(EAAQ-L)	3F33:25/72		
(EAAQ-L*)	3F33:23/72		
(EAR-L)	3F33:21/72		
(EASN-L)	3F33: 7/72		
(EAY-L)	3F33: 5/72		
(EAZ-L)	3F33: 3/72		
(EAC)	3D13:16/79		
(CYB0)	6D26: 3:199		EAC, H122, H123, HK22
FK22	3E 5: 8/69		CF65
FK15-21 (SC15)	3D 5:12/69		CF67, CSM
	3D15: 6/112		CG06, CSM
			CG06, CSM
(SC22)	3D 3:22/112		v1064-5, CSM
EM-Q	3C14:23:167		
FQ-B	3D13:15/79		
EQM-B	3D13:21/79		
EQKM-B	3D13:22/79		
EQNQ-B	3D13:21/79		
EQRZ-B	3D13:23/79		
XRD3	2A12: 8:730		CSM, CF0-5v
SUCJUMP/1,2	3E23:20:111		CSM, 1064-5
	3E23: 2:111		HMDZR
	3E23:24:111		
XRDS2	3A16:21/8		SUCJUMP, XRDS
EV1	3A16:12/8		EL (1076.5v), FFBUSY
EV5	2B13:3/9		XRDS, SUCJUMP, EL (1076.7v), FFB v FFBUSY
EV8	3A21:12/11		XRDS2, EXEC RG02
GD1A	3F31:18/74		F0
VI			
ECAN-K (PLUS 1)	3E10:10/67		
EM-Q	3C14:23:167		
EQAN-C	3E17:12/85		RESFL
CCY	3F12:18:99		
EOI	2A16:15:41		
V5			
(ECAN-K)	3E10:10/67		F0
(EPKQ-L)	3E 9: 3:66		117L, REPL
(EPRN-K)	3E 9:25:66		
(ED-L3)	3E21:25:75		F0 (V2)
(ED-L2)	3E21:22:75		
EM-Q	3C14:23:167		
EQAZ-A	3E29:23:81		
EV6	3A20:21:10		REPL
EAR	2A17: 5:7		F0
GALALL	3D00: 3:70		EV6
EESIN-B	2E17: 2:94		
VR			
(EBAJ-K)	3E 7:26:62		
(EBKA-K)	3E 7:21/62		
(EBNP-K)	3E 7: 2:62		
(EBQ-K)	3E 7:23:62		
(EBRX-K)	3E 7: 4:62		
(EBYZ-K)	3E 7:25:62		
EM-Q	3C14:23:167		
EQAZ-P	3E29:23:81		
EISG-N1	3E19: 6:91		HXOP
EIN-B	3E14:18:87		HXOP
(EN-SAD)	3E11: 3:93		HXOP, DORLF, CTR, EXEC, HXOP
RESFL	2D 7: 6:32		
RU	5E 1:20:284		
(ESIN-B)	6D 4:21:248		
EV6	3A20:21:10		RESFL
GALALL	3D00: 3:70		
V6			
(P'CHECK)	3D15:17:112		PFALL
DFP	3E33:25:44		
(EAAQ-L)	3F33:25:72		
(EAAQ-L*)	3F33:23:72		
(EAR-L)	3F33:21/72		
(EASN-L)	3E33: 7/72		
(EAY-L)	3E33: 5/72		
(EAZ-L)	3E33: 3/72		
(ENKQ-K)	3D 8:23/64		
(ENIX-K)	3D 8:17/64		
7:1-Q	3C14:23:167		
(EBAJ-K)	3E 7:26/62		
(EBKN-K)	3E 7:24/62		
(EBNP-K)	3E 7: 2/62		
(EBRX-K)	3E 7: 4/62		
(EQ-K)	3E 7:23/62		
EQ-N	3E 1: 6/83		
EQYZ-N	6D 6:26/83		
EQRN-N	3E 1: 7/83		




COMMENTS	V7 SIGNAL	M.P.	CONDITIONS
<p>V7: X is returned to B in order that it may be written directly to acc. X in VQ of the Inst. Phase following.</p> <p>If Executive Trace has been specified by a 125E instruction, a special Executive Monitoring routine is entered in the beat immediately before V8. A hes. break-point occurs at the start of this routine.</p> <p>V8: N → SAD is provided to initiate reservation check.</p> <p>EOI if EXCD, EXEC. MM3</p> <p>EXCD - Extracode and is only relevant in Group 07 instructions. If Monitor Mode 3 is specified by the G register or if a RESFL occurs the interrupt sequence is entered in V8.</p> <p>The branch address is only strobed to C if the conditions for EOI are present as indicated by the broken line. It should be remembered that the conditions are present in V8 and that (as mentioned in the format conventions) the strobe terminating any beat followed by 'decision boxes' occurs after the decision boxes.</p> <p>In 070/1 instr., OV is cleared since a record is maintained in the link.</p> <p>Note that, if a RESFL occurs, the interrupt sequence is entered at V33, but for Monitor Mode 3 the entry point is V36. See signal columnus.</p> <p>In 072:3 instructions, the Zero Suppression bistables takes up the state of the ZS bit (Q22) at the ultimate strobe of V8.</p> <p>In 070-1 instructions, OV is cleared since a record is maintained in the link.</p> <p>In 074-5 instructions, OV is cleared if X = 2 or 4 and forced if X = 7. (See conditions on Sheet 1)</p>	(EPAJ-K)	3E 9: 3/66	
	(EPKQ-K)	3E 9: 5/66	
	(EPRX-K)	3F 9: 5/66	
	(EPYZ-K)	3F 9: 23/66	
	EM-Q	3C14:23/67	
	EQ-B	3D13:15/79	
	EQAJ-B	3D13:21/79	
	EQKM-B	3D13:22/79	
	EQNQ-B	3D13:24/79	
	EQRZ-B	3D13:23/79	
	XRDS2	3A16:21/8	
	EV8	3A21:12/11	XRDS2, EXEC v RG02
	hESBKPT	2B15:25/47	XRDS2, EXEC, RG02
	EV10	2B 1:13/50	XRDS2, EXEC, RG02, HR
	EGNKQ-K		EV8
	V8		
	(EN-SAD)	2E11: 3/93	
	RESFL	2D 7: 6/32	DORLF, CPR, EXEC
	(ENAJ-K)	3D 8:25/64	
	(ENKQ-K)	3D 8:23/64	
	(ENRX-K)	3D 8:17/64	
	EM-Q	3C14:23/67	
	EQAX-C	3E17:12/85	RESFL, EXCD
	EOI	2A16:15/41	EXEC, MM3
	EV33	3B20:20/33	RESFL
	EV36	3A22:18/35	RG00, RG01 EXEC, PM, RESFL
	COV	3E16:25/100	EOI (070:1 v 1074.5, XI2vD4)
	CCY	3F12:18/99	EOI
	GQ22ZS	3D23:25/103	EOI, 1072:3
	FOV	3F21: 9/100	EOI, (074:5 XD7 v1072:3, RN23)



COMMENTS	V3 SIGNAL	M.P	CONDITIONS
Relevant signals active in previous beat: GOOP, EV3, BKALL, GDLA, PNBAZ, K.	ED-1:1 ED-1:2 (EBAJ-K) (EBKM-K) (EBNP-K) (EBQ-K) (EBHX-K) (EBYZ-K) ENBAZ-K EM-Q EQAZ-A	3E21-23/75 3E21-27/75 3E7-26/62 3E7-24/62 3E7-27/62 3E7-23/62 3E7-4/62 3E7-25/62 3D3-9/112 3C14-23/117 3E29-23/81	CPR EXEC
070/1 instructions provide entry to a subroutine. The first operation required is to store the (relative) next instruction address so that this may be made available on exit from the subroutine. In V3, 1 is subtracted from Datum and in V4 the result of this operation is subtracted from the instruction address (in C). Thus: C - (D-1) = C + 1 - D.	EENARNL	3E33-20/102	
V3: 1 is subtracted from Datum by gating B and B̄ to K and D to L. Thus K = 'all ones' and L = Datum.			
Note that EV4 is not made. V3 makes V4 direct (0066).			
V4: The result of the operation in V3 is subtracted from C. The state of the zero suppression bistable (ZS) is forced onto the Q highway, necessary gating in the data flow being initiated by GZSM15 (CSM) or GZSM22 (ESM).	ECAN-K ECZ-K ENAAQ-L ENARX-L EVS-Q15 EVS-Q22 (PLUS 1) EQ-3 EQAJ-B EQKM-B EQNQ-B EQRZ-B SUCJUMP SUCJUMP1 SUCJUMP2 XIDS EJ	3E10-10/67 3E10-19/67 3C14-7/167 3D31-5/73 3E22-13/100 3E16-13/100 3D24-8/109 3D13-15/79 3D13-21/79 3D13-22/79 3D13-24/79 3D13-23/79 3E23-20/111 3E23-24/111 2A12-8/39 2D11-16/142	CSMNEJ CSMNEJ RG5 SUCJUMP1 XIDS, EJ 1076.7v FPUBUSY XIDS, SUCJUMP EJ, 1076.7v FPUBUSY
All C except bit 22 ('carry') is gated to the mill. This includes the overflow bit (23). Thus, at the strobe setting:			
V5, B = OV CLEAR ZS Rel. next inst. addr. 23 22 16 15 14 0 (CSM) OV ZS Relative next inst. addr. OR 23 22 21 0 (ESM)			
In 070/1 instructions, SUCJUMP is forced unconditionally, since no test is required.			
V5 and V6 are only entered if Extended Jump Mode (EJM) is specified. Otherwise, V8 is entered. EJM allows jumps > 32K words. EJM allows jumps ≠ 32K words - even instructions only.	XRDS2	3A16-21/8	
In EJM, jumps may be either RELATIVE or REPLACED.			
V5:			
1) If previous 117 instruction (1171), premodifier is in P. This is added to datum and result strobed to A (see conditions for EV5 in V2 table below).	EV5	2B13-3/9	
	GDLA EVS	3E31-18/74 3A21-12/11	F0 XRDS2 EXEC RG02
V6 & VR: The branch address is the address of the first subroutine instruction.			
V6 (RELATIVE) The branch address is formed by adding the current instruction address (now in A) to the relative N address, which may have been premodified in the Instruction Phase. In 'negative jumps', sign extension is carried out in VDEC' of the Instruction Phase.	(ECAN-K) (EPAJ-K) (EPKQ-K) (EPKN-K) ED-1:1 ED-1:2 EM-Q EQAZ-A EVG FVR GALALL EENB-B	3E10-10/67 3E9-3/66 3E9-5/66 3E9-25/66 3E21-23/75 3E21-22/75 3C14-23/117 3E29-23/81 3A20-21/10 2A17-5/7 3D30-3/70 3E17-2/54	F0 1171, 1171 F0 (V1) 1171 117 EV6
VR (REPLACED) x (in B) copied into P. Store location of branch address was datumised and placed in N register in Instruction Phase. In VR store is addressed from N and this part of the branch address is read out to B.	VR		
V6 (REPLACED) Datum or (Datum + Premodifier) was placed in A in V5. Remainder of branch address is now in B. The contents of A and B are added to form the complete branch address, which is strobed to N.	(EBAJ-K) (EBKM-K) (EBNP-K) (EBQ-K) (EBHX-K) (EBYZ-K) EAI-Q EQAZ-P EIS-N EIN-B (EN-SAD) RESFL R (ENB-D) EVG GALALL	3E2-26/62 3E7-24/62 3E7-27/62 3E7-23/62 3E7-4/62 3E7-25/62 3C14-23/116 3E29-23/81 3E19-6/91 3E14-18/85 2E11-3/90 2D7-16/39 5D1-20/284 6D1-21/248 3A20-21/10 3D30-3/70	HNOP HNOP DORLE, CPM, EXEC HNOP RESLT
	(PCHECK) DIE (EAAQ-L) (EAAQ-L) (EAB-L) (EANN-L) (EAY-L) (EAZ-L) (ENKQ-L) (ENHX-K) EM-Q (EBAJ-K) (EBKM-K) (EBNP-K) (EBHX-K) (EBYZ-K) EQ-N EQAZ-N EQKM-N EQNQ-N EQRZ-N	3D15-17/112 3B13-25/111 3E33-25/72 3E33-23/72 3E33-21/72 3E33-7/72 3E33-5/72 3E33-3/72 3D3-23/61 3D3-17/61 3C14-23/69 3E-26/62 3E7-24/62 3E7-2/62 3E7-4/62 3E7-23/62 3E1-8/83 3E1-16/83 3E1-17/83 3E1-2/83 3A16-21/8	PFAIL EV7
ISSUE 1 Nov. 72			
ICL	1904A MK II 1904S, 1903T	070 - 071 INSTRUCTIONS JUMPS	FC21 SHEET 1 OF 2
			XIDS2, EXEC. RG02 XRDS2, EXEC. RG02, HR. EVS EV7, JUMP REPL.



COMMENTS	V7 SIGNAL	M.P.	CONDITIONS
V7: X is returned to B in order that it may be written directly to acc. X in VQ of the Inst. Phase following.	(EPAJ-K) (EPKQ-K) (EPRX-K) (EPYZ-K) EM-Q EQ-B EQAJ-B EQKM-B EQNQ-B EQRZ-B XRDS2 EV8	3E 9: 3/66 3E 9: 5/66 3F 9: 5/66 3F 9:23/66 3C14:23/67 3D13:15/79 3D13:21/79 3D13:22/79 3D13:24/79 3D13:23/79 3A16:21/8 3A21:12/11	XRDSE, EXEC v RG02 XRDSE, EXEC, RG02 XRDSE, EXEC, RG02, HR EV8
If Executive Trace has been specified by a 125E instruction, a special Executive Monitoring routine is entered in the beat immediately before V8. A hes. break-point occurs at the start of this routine.	hESBKVT EV10 EGNKQ-K	2B18:25/47 2B 1:13/50	
V8: N → SAD is provided to initiate reservation check.	(EN-SAD) RESFL (ENAJ-K) (ENKQ-K) (ENRX-K) EM-Q EQAX-C EOI EV33 EV36 COV CCY GQ22ZS FOV	2E11: 3/93 2D 7: 6/32 3D 8:25/64 3D 8:23/64 3D 8:17/64 3C14:23/67 3E17:12/85 2A16:15/41 3B20:20/33 3A22:18/35 3E16:25/00 3F12:18/99 3D23:25/03 3F21: 9/00	DORLF, CPR, EXEC RESFL, EXCD EXEC, MM3 RESFL RG00, RG01 EXEC, PM, RESFL EOI, (1070:1 v 1074:5, XD2vD4) EOI, 1072:3 EOI, (1074:5 XD7 v1072:3, RN23)
EOI if EXCD, EXEC, MM3			
EXCD: Extracode and is only relevant in Group 07 instructions. If Monitor Mode 3 is specified by the G register or if a RESFL occurs the interrupt sequence is entered in V8.			
The branch address is only strobed to C if the conditions for EOI are present as indicated by the broken line. It should be remembered that the conditions are present in V8 and that (as mentioned in the format conventions) the strobe terminating any beat followed by 'decision boxes' occurs after the decision boxes.			
In 070/1 instr., OV is cleared since a record is maintained in the link.			
Note that, if a RESFL occurs, the interrupt sequence is entered at V33, but for Monitor Mode 3 the entry point is V36. See signal columns.			
In 072:3 instructions, the Zero Suppression bistable takes up the state of the ZS bit (Q22) at the ultimate strobe of V8.			
In 070-1 instructions, OV is cleared since a record is maintained in the link.			
In 074:5 instructions, OV is cleared if X = 2 or 4 and forced if X = 7. (See conditions on Sheet 1)			



Gate x to mill. Decrement count and strobe result to B.

Increment instruction address.


Add premodifier (if 117L) in P to Datum. Strobe result to A.

Read branch address from store address N. Copy x to P.





Add datum (+ premod) to branch address. Strobe result to N.

COMMENTS	V2 SIGNAL	M.P.	CONDITIONS
RELEVANT SIGNALS ACTIVE IN PREVIOUS BEAT: EV2, V206C, GALALL, ESC15 (CSM), ESC22 (ESM) GOOP	(EAAQ-L) 3F33:25/72 (EAAQ-L*) 3F33:23/72 (EAR-L) 3F33:21/72 (EASX-L) 3F33:7/72 (EAY-L) 3F33:5/72 (EAZ-L) 3F33:3/72 (FK0-714) 3D5:16/68 (FK1 to FK6) (FK15-21) (SC15) (SC22)	3F33:25/72 3F33:23/72 3F33:21/72 3F33:7/72 3F33:5/72 3F33:3/72 3D5:16/68 3D5:12/69 3D15:6/112 3D3:22/112	CG06, CF0:7 CSM, V2066.7, CG06, CSM CG06, CSM
The 066/7 instructions branch to N if $x_c \neq 0$. These instructions contain either a 15 bit counter (CSM) or a 22 bit counter (ESM), but no modifier. Their main application is in ESM, when they provide the counter to be used in conjunction with the previous instruction's 22-bit modifier.	V2 EM-Q EQ-B EQAJ-B EQKM-B EQNQ-B EQRZ-B SUCJUMP1 SUCJUMP2 SUCJUMP XRDS XRDS2	3D13:15/79 3D13:21/79 3D13:22/79 3D13:24/79 3D13:23/79 3E23:20/111 3E23:2/111 3E23:24/111 2A12:8/30 3A16:21/8	M0014ZR, M1521ZR, CSM SUCJUMP1XRDS EJ, (076:7 v FPUBUSY)
V2 The count is decremented by 1, the necessary bits of the K highway being forced to '1' at the same time as x (in A) is gated to the L highway. CSM: Force K bits 0-14 and suppress carry between bits 14 & 15. ESM: Force K bits 0-14 and suppress carry between bits 21 & 22.	EV1	3A16:12/8	XRDS, SUCJUMP
SUCJUMP if count $\neq 0$, bits 0-14 being tested in CSM and 0-21 in ESM. V1 is entered if jump is unsuccessful.	V2		
V5 and V6 are only entered if Extended Jump Mode (EJM) is specified, otherwise V8 is entered. EJM allows jumps >32K words. EJM " " $\leq 32K$ " - even instruction only.	EV5 EV8 GD1A	2B13:3/9 3A21:12/11 3F31:18/71	XRDS, SUCJUMP1 EJ, (076:7 v, FPU vFPUBUSY) XRDS2, EXEC, RG02 F0
V5 (1) If previous 117 instruction (117L), premodifier is in P. This is added to datum and result strobed to A. See conditions for EV5 (in V2 table below).	VI ECAX-K (PLUS1) EM-Q EQAN-C CCY EOI	3E10:10/67 3D21:8/107 3E14:23/167 3E17:12/85 3F12:18/99 2A16:15/11	RESPL
V6 (RELATIVE) The branch address is formed by adding the current instruction address (now in A) to the relative N address, which may have been premodified in the instruction phase. In 'negative jumps', sign extension is carried out in VDEC of the instruction phase.	V5 VR (REPLACED)	3E10:10/67 3E9:3/66 3E9:5/66 3E9:25/66 3E21:25/75 3E21:22/75 3E14:23/167 3E29:23/81	F0 117L, REPL F0 (V2)
VR (REPLACED) x (in B) copied into P. Store location of branch address was datumised and placed in N register in instruction phase. In VR, the store is addressed from N and this part of the branch address is read out to B.	EV6 EVR GALALL EESIN-B	3A20:21/10 2A17:5/9 3D30:3/70 2E15:3/94	REPL, F0 EV6
V6 (REPLACED) Datum or (Datum + Premod) was placed in A in V5. Remainder of branch address is now in B. The contents of A & B are added to form the complete branch address which is strobed to N.	VR (EBAJ-K) (EBKAJ-K) (EBNP-K) (EBQ-K) (EBRX-K) (EBYZ-K) EM-Q EQAZ-P EIS-N EIN-B (EN-SMD) RESPL R (ESIN-B) EV6 GALALL	3F7:26/62 3F7:24/62 3E7:2/62 3F7:23/62 3E7:4/62 3F7:25/62 3E14:23/62 3D29:23/167 3F19:6/91 2E14:18/87 2E11:5/93 2D7:6/82 5E1:20/284 6D1:21/248 3A20:21/10 3D20:3/20	RESPL INT. Seq. F.C. HXOP HXOP HXOP, CH, EXEC HXOP RESPL
V6 (PCHECK) DIE (EAAQ-L) (EAAQ-L*) (EAR-L) (EASX-L) (EAY-L) (EAZ-L)	EV7 EV8 RES3-PT EV7v	3D15:17/112 3B33:25/44 3F33:25/72 3F33:23/72 3F33:21/72 3F33:7/72 3F33:5/72 3F33:3/72 3D8:23/64 3D8:17/64 3C14:23/167 3F7:26/62 3F7:24/62 3E7:2/62 3E7:4/62 3E7:23/62 3E1:8/83 3E7:25/62 3E1:7/83 3A16:21/8 3A21:12/11 2D15:25/47 2B1:13/50	PFAIL EV7 XRDS2, EXEC v RG02 XRDS2, EXEC, RG02 XRDS1, EXEC, RG02, RR EV8 EV7, JUMP REPL

Return x (in P) to B
(Group 06 and 070:1 instr. only).



Check branch address reservation and strobe to C (conditionally).



- 1) Write B to X in VQ of Inst. Phase following.
- 2) Set ZS if HQ 22. GQ22ZS.

FC 52

COMMENTS

V7: X is returned to B in order that it may be written directly to acc. X in VQ of the Inst. Phase following.

If Executive Trace has been specified by a 125E instruction, a special Executive Monitoring routine is entered in the beat immediately before V8. A hes. break-point occurs at the start of this routine.

V8: N -> SAD is provided to initiate reservation check.

EOI if EXCD, EXEC.MM3

EXCD - Extracode and is only relevant in Group 07 instructions. If Monitor Mode 3 is specified by the G register or if a RESFL occurs the interrupt sequence is entered in V8.

The branch address is only strobed to C if the conditions for EOI are present as indicated by the broken line. It should be remembered that the conditions are present in V8 and that (as mentioned in the format conventions) the strobe terminating any beat followed by 'decision boxes' occurs after the decision boxes.

In 070/1 instr., OV is cleared since a record is maintained in the link.

Note that, if a RESFL occurs, the interrupt sequence is entered at V33, but for Monitor Mode 3 the entry point is V36. See signal columns.

In 072:3 instructions, the Zero Suppression bistables takes up the state of the ZS bit (Q22) at the ultimate strobe of V8.

In 070-1 instructions, OV is cleared since a record is maintained in the link.

In 074-5 instructions, OV is cleared if X = 2 or 4 and forced if X = 7. (See conditions on Sheet 1)


V7 SIGNAL	M P	CONDITIONS
(EPAJ-K)	3E 9: 3/66	
(EPKQ-K)	3E 9: 5/66	
(EPRX-K)	3F 9: 5/66	
(EPYZ-K)	3F 9:23/66	
EM-Q	3C14:23A67	
EQ-B	3D13:15/79	
EQAJ-B	3D13:21/79	
EQKM-B	3D13:22/79	
EQNQ-B	3D13:24/79	
EQRZ-B	3D13:23/79	
XRDS2	3A16:21/8	
EV8	3A21:12/11	XRD52, EXEC v RG02
HESBKPT	2B15:25/47	XRD52, EXEC. RG02
EV10	2B 1:13/50	XRD52, EXEC. RG02, HR EV8
EGNKQ-K		
V8		
(EN-SAD)	2E11: 3/93	
RESFL	2D 7: 6/32	DOR1.F.CPR. EXEC
(ENAJ-K)	3D 8:25/64	
(ENKQ-K)	3D 8:23/64	
(ENRX-K)	3D 8:17/64	
EM-Q	3C14:23A67	
EQAX-C	3E17:12/89	RESFL, EXCD EXEC. MM3
EOI	2A16:15/41	RESFL
EV33	3D20:20/33	RESFL
EV36	3A22:18/35	RG00, RG01 EXEC. PM, RESFL
COV	3E16:25A00	EOI. (1070:1 v 1074:5. XD ₂ vD4)
CCY	3F12:18/99	EOI
GQ22ZS	3D23:25A03	EOI. 1072:3
FOV	3F21: 9A00	EOI. (1074:5 XD ₇ v1072:3. RN23)

ISSUE 1 Nov. 72


ICL 1904A MKII 1904S,1903T GROUP 06 AND 07 INSTRUCTIONS (JUMPS)

FC19 TO FC24 SHEET 2 OF 2

		COMMENTS	V3 SIGNAL	M.P.	CONDITIONS
<p>Transfer link (in A) to N.</p>		<p>Relevant signals active in previous beat: GOOP, I072:3, EXITV3, GALALL, (EXITV3.CSM_V), ESC15 (EJ.CSM), ESC22 (CSM_VEJM), GBKALL.</p> <p>The 072:3 instructions provide exit from subroutine.</p>	<p>EASX-L 3F33:7/72 EAY-L 3F33:5/72 (EAAQ-L) 3F33:26/72 (EAAQ-L*) 3F33:23/72 (EAR-L) 3F33:21/72 (EAZ-L) 3F33:3/72 (EBAJ-K) 3F7:26/62 (EBKM-K) 3F7:24/62 (EBNP-K) 3F7:2/62 (EBQ-K) 3F7:23/62 (EBRX-K) 3F7:4/62 (EBYZ-K) 3F7:25/62 SC15 3D15:6/112 SC22 3D3:22/112 CSMNEJ 3E26:3/22 GM15Q22 3F22:12/101 EM-Q 3C14:23/167 EQ-N 3E1:8/83 EQAQ-N 3E1:2/83 EQRX-N 3E1:7/83 EQYZ-N 6D6:26/83</p>	<p>GALALI (EV3) EXIT V3 (EV3) ESC15 } (EV3) ESC22 } CSM.EJ CSMNEJ</p>	
		<p>V3: The link (relative address of next instruction in the object program) is added to the relative N address of the 072:3 instruction and the result is strobed to N.</p> <p>Carry is suppressed between mill slices 14 & 15 (CSM) or 21 & 22 (ESM).</p> <p>The link includes a record of zero suppression (ZS) in bit 15 (CSM) or bit 22 (ESM) and of overflow in bit 23. If ZS = bit 15, it is transferred to bit 22 on exit from the mill in order to allow the formation of a 22-bit address.</p>	<p>GD LA 3F31:18/74 EENKQ-K 3E1:16/83 ESC22 3E4:26/98</p>		
<p>Datumise relative next instruction address and return to N.</p>		<p>V4: The relative address of the next instruction in the object program is datumised and returned to N.</p> <p>Carry is suppressed between mill 21 & 22 to protect the ZS and overflow bits included in the link.</p>	<p>V4</p> <p>ENAJ-K 3D8:25/64 ENKQ-K 3D8:23/64 ENYZ-K 3D8:10/64 ENRX-K 3D8:17/64 ED-L:1 3E21:25/75 ED-L:2 3C21:22/75 SC22 3D3:22/112 EM-Q 3C14:23/167 EQ-N 3E1:8/83 EQAQ-N 3E1:2/83 EQRX-N 3E1:7/83 EQYZ-N 6D6:26/83</p>	<p>CSM.EJM ESM_VEJM CPR.EXEC</p>	
			<p>EV8 3A21:12/11 EJ 2D11:16/42 XRDS2 3A16:21/8 HESBKPT 2B15:25/47</p>	<p>EXEC_VRG02 XRDS2 RG5 XRDS2.EXEC. RG02 XRDS2.EXEC. RG02.HR</p>	<p>EV10 2B1:13/50</p>



COMMENTS	V7	M.P.	CONDITIONS	
	SIGNAL			
<p>V7: X is returned to B in order that it may be written directly to acc. X in VQ of the Inst. Phase following.</p> <p>If Executive Trace has been specified by a 125E instruction, a special Executive Monitoring routine is entered in the beat immediately before V8. A hes. break-point occurs at the start of this routine.</p> <p>V8: N → SAD is provided to initiate reservation check.</p> <p>EOI if EXCD. EXEC. MM3</p> <p>EXCD = Extracode and is only relevant in Group 07 instructions. If Monitor Mode 3 is specified by the G register or if a RESFL occurs the interrupt sequence is entered in V8.</p> <p>The branch address is only strobed to C if the conditions for EOI are present as indicated by the broken line. It should be remembered that the conditions are present in V8 and that (as mentioned in the format conventions) the strobe terminating any beat followed by 'decision boxes' occurs after the decision boxes.</p> <p>In 070/1 instr., OV is cleared since a record is maintained in the link.</p> <p>Note that, if a RESFL occurs, the interrupt sequence is entered at V33, but for Monitor Mode 3 the entry point is V36. See signal columns.</p> <p>In 072:3 instructions, the Zero Suppression bistables takes up the state of the ZS bit (Q22) at the ultimate strobe of V8.</p> <p>In 070-1 instructions, OV is cleared since a record is maintained in the link.</p> <p>In 074-5 instructions, OV is cleared if X = 2 or 4 and forced if X = 7. (See conditions on Sheet 1)</p>	(EPAJ-K) (EPKQ-K) (EPRX-K) (EPYZ-K) EM-Q EQ-B EQAJ-B EQKM-B EQNQ-B LJRZ-B XRDS2 EV8	3E 9: 3/66 3E 9: 5/66 3F 9: 5/66 3F 9:23/66 3C14:23/167 3D13:15/79 3D13:21/79 3D13:22/79 3D13:24/79 3D13:24/79 3A16:21/8 3A21:12/11	XRDS2, EXEC v RG02 XRDS2, EXEC, RG02 XRDS2, EXEC, RG02, HR EV8	
		HESBKPT	2B15:25/47	
		EV10	2H 1:13/50	
		EGNKQ-K		
		V8		
		(EN-SAD) RESFL	2E11: 3/93 2D 7: 6/32	DORLF, CPR, EXEC
		(ENAJ-K) (ENKQ-K) (ENRX-K) EM-Q EQAX-C EOI	3D 8:25/64 3D 8:23/64 3D 8:17/64 3C14:23/167 3E17:12/85 2A16:15/41	RESFL, EXCD EXEC, MM3
		EV33	3D20:20/33	RESFL
		EV36	3A22:18/35	RG00, RG01 EXEC, PM, RESFL
		COV	3E16:25/100	EOI, (070:1 v 1074:5, XD2vD4)
		CCY	3F12:18/99	EOI
		GQ22ZS	3D23:25/103	EOI, 1072:3
		FOV	3F21: 9/100	EOI, (074:5 XD7 v1072:3, RN23)




INST. PHASE	SIGNAL	MP	CONDITIONS
<p>Relevant signals active in previous beat: See signal tables below.</p> <p>074-077 instructions branch to an address in N under conditions specified by the value of x.</p> <p>These instructions are entered on GOOP becoming active at the end of the Instruction Phase. Other conditions for entry will have been activated earlier in the Instruction Phase. SUCJUMP is made active as soon as the X field of the instruction is decoded (i.e. on the X Register being loaded) in VDEC, XD0, XD1:2 etc., are decoded of the X field and are interpreted as follows:-</p> <p style="margin-left: 40px;">XD0 is active when x = 0. XD1:2 is active when x = 1 or 2.</p> <p>SUCJUMP allows a jump to the address in N if:</p> <p style="margin-left: 40px;">x = 0 (unconditionally) x = 4 (if overflow clear - if not, clear overflow). x = 1 (if overflow set) x = 5 (if carry set) - clear overflow. x = 2 (if overflow set - clear overflow) x = 6 (if carry clear) x = 3 (if overflow clear) x = 7 (if overflow clear - set overflow).</p> <p>VI is entered if jump is unsuccessful. V5 and V6 are only entered if Extended Jump Mode (EJM). Otherwise, V8 is entered. EJM allows jumps >32K words. EJM allows jumps /32K words. In EJM, jumps may be either relative or replaced.</p> <p>V5 (REPLACED)</p> <p>1) If previous 117 instruction (117L active), premodifier is in P. This is added to Datum and result strobed to A. See conditions for EV5 (in table 2 below).</p> <p>V6 (RELATIVE)</p> <p>The branch address is formed by adding the current instruction address (now in A) to the relative N address, which may have been premodified in the Instruction Phase. In 'negative jumps', sign extension is carried out in VDEC of the Instruction Phase.</p> <p>VR (REPLACED)</p> <p>x (in B) copied into P. Store location of branch address was datumised and placed in N Register in Instruction Phase. In VR, the store is addressed from N and this part of the branch address is read out to B.</p> <p>V6 (REPLACED)</p> <p>Datum or (Datum + Premodifier) was placed in A in V5. Remainder of branch address is now in B. The contents of A and B are added to form the complete branch address which is strobed to N.</p>			
SUCJUMP1	3F23:2/111		<p>XD0, XD1:2 RC23, XD347, C23117, X16, RC22, XD6, RC22, RC23</p>
SUCJUMP2	3E23:24/111		
SUCJUMP	3E23:20/111		
C23117	Sheet 111		<p>SUCJUMP1, XRDS</p>
GOOP	2B13:20/9		
XRDS	2A12:8/30		<p>SUCJUMP1, XRDS</p>
XRDS2	3A16:21/8		
EV1	2B2:18/4		<p>SUCJUMP, XRDS, SUCJUMP1, EJ, (1076:7 v FPU, FPUBUSY)</p>
EV5	2B13:3/9		
EV8	3A21:12/11		<p>XRDS2, EXEC, RG02</p>
GDLA	3F31:18/74		
VI			<p>RESPL, VI, XD7 v EOL, (XD2, XD4)</p>
ECAX-K (PLUS 1)	3E10:10/67		
EM-Q	3D24:8/109		
FQAZ-C	3C14:23/167		
COV	3E16:25/100		<p>F0</p>
CCY	3F12:18/99		
EOI	2A16:15/41		<p>F0</p>
V5			
(EAX-K)	3E10:10/67		<p>117L.REPL</p>
(EPAJ-K)	3E9:3/66		
(EPKQ-K)	3E9:5/66		<p>F0</p>
(EPIX-K)	3F9:5/66		
ED-L:1	3E21:25/75		<p>F0</p>
ED-L:2	3E21:22/75		
EM-Q	3C14:23/167		<p>REP1, F0, EV6</p>
FQAZ-A	3F23:23/81		
EV6	3A20:21/10		<p>REP1, F0, EV6</p>
EV8	2A17:5/7		
GALALL	3D30:3/70		<p>REP1, F0, EV6</p>
ESIN-B	2E17:2/94		
VR			<p>REP1, F0, EV6</p>
(EBAJ-K)	3F7:26/62		
(EBKM-K)	3F7:24/62		
(EBNP-K)	3F7:2/62		
(EBQ-K)	3F7:23/62		
(EBRX-K)	3E7:4/62		
(EBYZ-K)	3F7:25/62		
EM-Q	3C14:23/167		
EQAZ-P	3F3:18/84		
ELSS-XJ	3F19:6/91		
EIX-B	3E14:18/87		
(EN-SAD)	2E11:3/93		
RESPL	2D7:6/32		
RI	5D1:12/276		
(ESIN-B)	6D1:21/248		
EV6	3A20:21/10		
GALALL	3D30:3/70		
V6			<p>PFAIL, EV7</p>
(PCHECK)	3D15:17/112		
DIE	3D33:25/41		
(EAAQ-L)	3F33:25/72		
(EAAQ-L*)	3F33:23/72		
(EAR-L)	3F33:21/72		
(EASX-L)	3F33:7/72		
(EAY-L)	3F33:5/72		
(EAZ-L)	3F33:3/72		
(ENKQ-K)	3D8:23/64		
(ENRX-K)	3D8:17/64		
EM-Q	3C14:23/67		
(EBAJ-K)	3F7:26/62		
(EBKM-K)	3F7:24/62		
(EBNP-K)	3F7:2/62		
(EBL-K)	3F7:4/62		
(EBQ-K)	3F7:23/62		
EQ-N	3E1:8/83		
EQYZ-N	3E1:16/83		
EQRX-N	3E1:7/83		
EQAQ-N	3E1:2/83		
XRDS2	3A16:21/8		
EV8	3A21:12/11		<p>XRDS2, EXEC, RG02</p>
HESBKPT	2B15:25/47		
EV10	2A5:9/13		<p>XRDS2, EXEC, RG02, HR, EV8</p>
EENKQ-K	Sheet 64		

Return x (In P) to B
(Group 06 and 070:1 instr. only).

EXEC. MON
FC. 54

FC. 53
(VW9)

Check branch address reservation and strobe to C (conditionally).



- 1) Write B to X in VQ of Inst. Phase following.
- 2) Set ZS if HQ 22. GQ22ZS.

COMMENTS

V7: X is returned to B in order that it may be written directly to acc. X in VQ of the Inst. Phase following.

If Executive Trace has been specified by a 125E instruction, a special Executive Monitoring routine is entered in the beat immediately before V8. A hes. break-point occurs at the start of this routine.

V8: N → SAD is provided to initiate reservation check.

EOI if EXCD, EXEC. MM3

EXCD - Extracode and is only relevant in Group 07 instructions. If Monitor Mode 3 is specified by the G register or if a RESFL occurs the interrupt sequence is entered in V8.

The branch address is only strobed to C if the conditions for EOI are present as indicated by the broken line. It should be remembered that the conditions are present in V8 and that (as mentioned in the format conventions) the strobe terminating any beat followed by 'decision boxes' occurs after the decision boxes.

In 070/1 instr., OV is cleared since a record is maintained in the link.

Note that, if a RESFL occurs, the interrupt sequence is entered at V33, but for Monitor Mode 3 the entry point is V36. See signal columns.

In 072:3 instructions, the Zero Suppression bistables takes up the state of the ZS bit (Q22) at the ultimate strobe of V8.

In 070-1 instructions, OV is cleared since a record is maintained in the link.

In 074-5 instructions, OV is cleared if X = 2 or 4 and forced if X = 7. (See conditions on Sheet 1)

V7 SIGNAL	M.P	CONDITIONS
(EPAJ-K)	3E 9: 3/66	
(EPKQ-K)	3E 9: 5/66	
(EPRX-K)	3F 9: 5/66	
(EPYZ-K)	3F 9:23/66	
EM-Q	3C14:23/67	
EQ-B	3D13:15/79	
EQAJ-B	3D13:21/79	
EQKM-B	3D13:22/79	
EQNQ-B	3D13:24/79	
EQRZ-B	3D13:23/79	
XRDS2	3A16:21/8	
EV8	3A21:12/11	XRDS2. EXEC v RG02
hESBKPT	2B15:25/47	XRDS2. EXEC. RG02
EV10	2B 1:13/50	XRDS2. EXEC. RG02. IIR
EGNKQ-K		EV8
V8		
(EN-SAD)	2E11: 3/93	
RESFL	2D 7: 6/32	DORLF. CPH. EXEC
(ENAJ-K)	3D 8:25/64	
(ENKQ-K)	3D 8:23/64	
(ENRX-K)	3D 8:17/64	
EM-Q	3C14:23/67	
EQAX-C	3E17:12/85	RESFL. EXCD
EOI	2A16:15/41	EXEC. MM3
EV33	3B20:20/33	RESFL
EV36	3A22:18/35	RG00. RG01
		EXEC. PM. RESFL
COV	3E16:25/100	EOI. (1070:1 v 1074:5. XD ₂ vD4)
CCY	3F12:18/99	EOI
GQ22ZS	3D23:25/103	EOI. 1072:3
FOV	3F21: 9/100	EOI. (1074:5 XD ₇ v1072:3. RN23)

ISSUE


1
Nov. 72

ICL

1904A MKII
1904S,1903T

GROUP 06 AND 07 INSTRUCTIONS (JUMPS)

FC19 TO
FC24
SHEET 2 OF 2




COMMENTS	VIDLE SIGNAL	M.P.	CONDITIONS
The 076/7 instructions are used to branch to N on the following conditions: X = 0 branch if a = 0 X = 1 branch if a ≠ 0 X = 2 branch if a ≥ 0 X = 3 branch if a < 0 X = 4 branch if FOV clear X = 5 branch if FOV set X = 6, 7 undefined.	(ENAJ-K) (EMKQ-K) (ENRX-K) (ENYZ-K)	318:25/64 318:28/64 318:27/64 318:10/64	
The 076 is used for relative jump address, the 007 for replaced jump addresses.	EQAZ-A EVIDLE EV5 EVI GDLA	3F29:23/81 3A12:2/40 2B13:3/9 2B2:18/4 3F31:18/74	EV5 & FC
Where 'a' is the content of the F.P. accumulator.	V8		
If the machine is in Priority mode, exit is made to the 164R sequence immediately after the Instruction Phase.	(ENKQ-K) (ENRX-K) (EN-SAD)	3E9:5/66 3F9:25/66 2E11:3/93	
It should be noted that the 076/7 instructions may be used even if the hardware F.P.U. option is not fitted - in this case, the instruction is treated as an extracode and causes a voluntary interrupt to enter Executive upon termination of this sequence.	CCY EQAX-C FOV EOI	3F12:18/99 3E17:4/85 2A16:15/41	EOI EXCD & RESFL & EXEC MM3 EXCD RESFL (MM3 & EXEC)
Where a hardware F.P.U. is fitted, but if not free to engage in a transfer of information, a waiting loop (VIDLE) is entered and cycled until the F.P.U. is free, at which time the main sequence is re-entered. A hesitation break point is provided in each cycle of the loop.	INT	3C27:23/147	
If the F.P.U. is not busy, or where no such unit is fitted, the sequence is entered directly from GOOP. A test is made on the X field and the content of the F.P.U. accumulator or overflow (FOVR) as appropriate.	VI (EXAX-K) (PLUS 1) EQAX-C CCY EOI	3F10:10/67 3D24:8/109 3E17:4/85 3F12:18/99 2A16:15/41	
A successful jump (SUCJMP) is defined as:-	V5		
	(ECAX-K) (EPAJ-K) (EPKQ-K) (EPRX-K)	3E10:10/67 3E9:3/66 3E9:5/66 3E9:25/66	FO H1714 REPL
	EQAZ-A EVR EV6 GBKALL EESIN-B GALALL	3F29:23/81 2A17:5/7 3A20:21/10 3F6:21/61 2E17:2/94 3D30:3/70	FO REPL EVR HXOP EV6
Note: SUCJMP is forced if \overline{FPU} .	VR		
1. Relative jumps (076) The absolute instruction address is formed from the control address in C (strobed to A) plus the relative N address (in N). The result is strobed to N.	(EN-SAD) (EBAJ-K) (EBKM-K) (EIBN-K) (EIQ-K) (EBRX-K) (EBYZ-K) EHN-B (ESIN-B) EQAZ-P	2E11:3/93 3F7:26/62 3F7:23/62 3F7:2/62 3F7:23/62 3F7:4/62 3F7:23/62 3F14:18/87 6D4:21/248 3F3:18/81	K=8 HXOP
2. Replaced jumps (077) The (premodified) address is datumised and strobed to A. The branch address is then read from store address N (or X) and is copied to P. The (22 bit) branch address is datumised (and premodified if required) and strobed to N.	V6		
3. EJM Entry is made directly to V8.	(EAAQ-1) (EAAQ-1*) (FAR-1) (FASN-1) (EAY-1) (EAZ-1) (EBAJ-K) (EBKM-K) (EIBN-K) (EIQ-K) (EBRX-K)	3F33:25/72 3F33:23/72 3F33:21/72 3133:7/72 3F33:5/72 3F33:3/72 3F7:26/62 3F7:24/62 3E7:2/62 3F7:23/62 3F7:4/62	
V8 tests the branch address for reservation failure. The address is transferred to C if EXCD & RESFL & (MM3, EXEC) and the instruction Phase is entered. If reservation failure has occurred, the Interrupt Sequence is entered.	EQ-N EQAQ-N EQRX-N EQYZ-N XRDS2 EV8	3E1:8/83 3E1:2/83 3E1:6/83 3E1:9/83 3A16:21/8 3A21:12/11	V6 & EV7 XRDS2 & (EXEC, RG02 & XRDS2 & HR
Overflow is set if the exponent has overflowed, and carry is cleared.	EV10	2A5:9/13	RG02 & EXEC & XRDS2 & HR

—

—


—

—



COMMENTS		V1 SIGNAL	MP	CONDITIONS
<p>Relevant signals active in previous beat: GPD, EVI, GALALL (odd fns only), GBKALL (fns 0, 1, 4, 5), PNBZ-K (fns 2, 3, 6, 7), EBYB0 (fns 0, 1, 4, 5), EENC22 (fns 2, 3, 6, 7).</p> <p>F1: F1 is bit 1 of the function register and distinguishes fns 0, 1, 4 and 5 from fns 2, 3, 6, 7.</p> <p>Note that Group 10 instructions are literals where N (22-bits in B) is interpreted as an operand, and not as an address.</p> <p>V1: Fn 0 + 1 (1) operate on a s.l. operand, or the m.s. word of a d.c. operand (sets overflow).</p> <p>Fn 4 + 5 (2) operate on the l.s. word of a d.l. operand. The A → L gating (x in A) is only required for fns 1 and 5.</p> <p>1) CCY clears carry from a previous instruction in C22. Overflow can only occur for fn 1, and is set in C23 by SOV if M23 ≠ M24.</p> <p>2) The redundant sign bit in bit 23 of A, B and P is cleared by FQ23Z. Carry is set from bit 23 of the mill output by GM23CY (fn 5 only).</p>		(EAAQ-L) 3F33:23/72 (EAB-L) 3F33:24/72 (EASX-L) 3F33: 7/72 (EAY-L) 3F33: 5/72 (EAZ-L) 3F33: 3/72 (EBAJ-K) 3F 2:26/62 (EBKM-K) 3F 7:24/62 (EBNP-K) 3F 7: 2/62 (EBQ-K) 3F 7:23/62 (EBRX-K) 3F 7: 4/62 (EBYZ-K) 3F 7:25/62 (ENBAZ-K) 3D 3: 9/12 (GC2Z) 2F10:25/112 (GNC2Z) 3D 3:17/112 EM-Q 3C14:23/67 EQAZ-A 3F29:23/81 EQ-B 3D13:15/79 EQAJ-B 3D13:21/79 EQM-B 3D13:22/79 EQNQ-B 3D13:24/79 EQRZ-B 3D13:23/79 EQAZ-P 3F 3:18/84 CCY 3F12:18/99 SOV 2D 7:18/32 FQ23Z 3F22:25/101 GM23CY 3F11:10/105 GM24CY 2D 7: 9/32 EVI 3A16:12/8 VI (ECAX-K) 3E10:10/67 (PLUS 1) 3D24: 8/109 EM-Q 3C14:23/67 EQAX C 3E17: 4/85 EOI 2A16:15/41 EBAZ-X 3F25: 8/91	GALALL (made by CG10, F0) GBKALL (made by CG10, F1) PNBZ-K (made by CG10, F1) See comments See comments F2 F2 CF 4:5 CF 6:7 ENDHES	
<p>V1: The current instruction address is incremented in the mill (PLUS 1 forces data flow CYB0), and restored to C (bits 0-21).</p> <p>EOI: The result (in B) is written to accumulator X in beat VQ of the following Instruction Phase.</p> <p>V1: The A → L gating is only required for fns 3 and 7.</p> <p>1) Carry is cleared from C22 by CCY, and overflow is set in C23 by SOV, if M23 ≠ M24 (fn 3 only).</p> <p>2) The redundant sign bit is cleared from A, B and P (FQ23Z) and carry is set by GM24CY for fns 6 and 7, gating M24 to carry.</p> <p>V1: See above.</p> <p>EOI: See above.</p>				






Increment instruction address and
 1) Read x to B, or
 2) Read x* to A and B.

Shift and decrement count.

COMMENTS	VI SIGNAL	M.P.	CONDITIONS
Relevant signals active in previous beat: EVI	(FCAX-K) (PLUS 1) ERX-XJ EHX-B EHX*-A EHX*-B EQAX-C EM-Q CCY	3E10:10/67 3D24: 8/109 3F20: 4/89 3F14:18/87 3D28: 8/108 3F18:18/80 3E17:12/85 3C14:23/167 3F12:18/99	1110:2 1111:3 1111:3
VI: The current instruction address is incremented in the mill (PLUS 1), and strobed to C ₀₋₂₁ . Carry is cleared from C22 (CCY).	EV11 GALAL1. EV13 EOI	2A 6:16/4 3D30: 3/70 2A18: 5/16 2A16:16/41	1111:3. N0-5 = 0 (1110:3. EV13) + (1111:3. EV11) VI. 1110:2. N0-5 = 0 VI. 1110:3. N0-5 = 0
1) For the single length shifts (110, 112) the operand K is read to B. 2) For double length shifts (111, 113) x* is read to A and B.	V11		
A test is performed on the count (in N ₀₋₅) which, if zero, results in exit from the instruction via EOI. A non-zero count results in entry to V11 or V13 dependent on the instruction.	(EAAQ-L) (EAR-L) (EASX-L) (EAY-L) (EAZ-L) ERX-XJ EM-Q EQAZ-P EHX-A	3F33:25/72 3F33:21/72 3F33: 7/72 3F33: 5/72 3F33: 3/72 3F20: 4/89 3C14:23/167 3F 3:18/84 3D26:18/88	
	EV13 GALAL1.	2A18: 5/16 3D30: 3/70	111:3. V11 1110-3. EV13
V11: For the 111, 113 instruction only, V11 is entered. Operand x* (in A) is strobed to register P and x is read to A. This gives the double length operand x: in A and P.	V13		
	(EAAQ-L) (EAR-L) (EASX-L) (EAY-L) (EAZ-L) SHL DSHL SHR DSHR EQ-B EQAJ-B EQKM-B EQNQ-P EQRZ-B EQAZ-A GMOCY NSUB	3F33:25/72 3F33:21/72 3F33: 7/72 3F33: 5/72 3F33: 3/72 3D33: 8/102 3F27:20/105 3F26:10/97 2C 9:13/42 3D13:15/79 3D13:21/79 3D13:22/79 3D13:24/79 3D13:23/79 3F29:23/81 3E11:33/114 3F18:21/80	1110 1111 1112 1113 1112. N11
V13: Beat V13 comprises the shift loop, the actual type of shift to be performed being defined by the instruction and the value of N ₀₋₅ (the count can be considered as occupying bits 0-9 of N, the m.s. 4 bits being clear). V13 is cycled continuously until the count, which is reduced by 1 for each cycle, is zero. Note that N ₀₋₅ = 1 primed the next beat, as the count will reduce to zero at the clock ending V13.	EV18 EPKALL GBKALL ECYB0 EOI EV13 GALAL1.	3B12:22,23 Page 66 3F 6:21/61 3F 2:25/96 2A16:15/41 2A18: 5/16 3D30: 3/70	N0-5 = 1 (111:3 + 1112. N11) 1111:3 1112. N11 1112. N11 N0-5 = 1. (1110 + 1112. N11) V13. N0-5 = 1 1110-3. HR, RTI EV13. 1110-3



- 1) Write x^* to X.
- 2) Add C22 to x , strobe to B.

V18:

- 1) Double length - the new value of x (in B) is written to X, and the new value of x^* is transferred from P to B.
- 2) 112 with $Nt = 2 + 3$ only - C22 (set in V13) is added to the new value of x (in B) and the result strobed to B. Carry is cleared by CCY.

Exit

EOI: The new value of x is written to X for the 110, 112 instructions, while for the 111, 113 instruction $X + 1$ is loaded with the new value of x^* .

COMMENTS


V18 SIGNAL	MP	CONDITIONS
(EBAJ-K)	3F7:26/62	
(EBKM-K)	3F7:24/62	
(EBNP-K)	3E7:2/62	GNKALL
(EBQ-K)	3F7:23/62	
(EBRX-K)	3E7:4/62	
(EBYZ-K)	3F7:25/62	
(EPAJ-K)	3E9:3/66	
(EPKQ-K)	3E9:5/66	EPKALL
(EPRX-K)	3F9:25/66	
(EPYZ-K)	3F9:23/66	
(GC22)	2F10:25/112	ECYB0
ERX-XI	3F20:4/89	
EM-Q	3C14:23/167	
EQ-B	3D13:15/79	
EQAJ-B	3D13:21/79	
EQKM-B	3D13:22/79	1111:3 + (1112, N11)
EQNQ-B	3D13:24/79	
EQRZ-B	3D13:23/79	
CCY	3F12:18/89	1112, N11

ISSUE 1 Nov. 72

ICL 1904A MKII 1904S,1903T


110-113 INSTRUCTIONS (V18-EOI)

FC29 SHEET 2 OF 2



COMMENTS	VI SIGNAL	M P	CONDITIONS
Relevant signals active in previous beat: GOOP, I14:5, EV1.	ECAX-K (PLUS 1) EM-Q EQAX-C CCY FNT3	3E10:10/67 3D24:8/109 3C14:23/167 3E17:12/83 3F12:18/99 2D7:23/32	RESP1.
VI: Increment instruction address, clear carry and set $Nt = 3$. $C_{0-21} \rightarrow K$. Add 1 to M_0 (data flow CYB0). Force C_{22} (Clear any carry from previous instructions). Force Nt (N_{10} & N_{11}) to 3 for 'special' shift.	EV12 EV15 GALALL	3B11:10/15 2A8:9/19 3D30:3/10	$N_{0-9} = 0$ & $N_{11} = 1$ v $N_{0-9} = 0$
EV12 made if characteristic +ve (N_{11}) and not zero ($N_{0-9} = 0$). EV15 made if characteristic -ve (N_{11}) or zero ($N_{0-9} = 0$). Argument (in A) $\rightarrow L$.	V12		
V12 (2) If C_{23} is set (indicating argument overflow), the overflow is cleared by doing a special right shift of the argument ($Nt = 3$). This is compensated for by incrementing the characteristic in the next beat (V14 (2)).	(EAAQ-L) (EAAJ-L) (EAR-L) (EASN-L) (EAY-L) (EAZ-L) SHR EM-QR COV EM-Q EQ-B EQAJ-B EQKM-B EQNQ-B EQRZ-B	3E33:25/72 3F33:23/72 3F33:21/72 3F33:7/72 3F35:5/72 3F33:3/72 3F26:10/97 6C35:1/248 3F16:25/100 3C14:23/167 3D13:15/79 3D13:21/79 3D13:22/79 3D13:24/79 3D13:23/79	RC23 SHR DNT3 SHR
V12 (1) If RC_{23} (no overflow); the argument is simply gated through the mill and strobed to B.	EV13 EV14 EV15	2A18:5/16 2A7:9/18 2A8:9/19	M23EM22. HM 0 M23EM22 v RC23 RC23.HM 0
EV13 made if $M_{23} = M_{22}$ (i.e. argument has still to be standardised) and OV not set. EV14 for V14 (2) made if OV not set and argument already standardised. EV15 made if OV not set and argument - 0 (N_{0-8} is gated to the K highway).	V13		
Argument standardised by repeatedly shifting left one place. Characteristic (N_{0-8}) decremented by 1 at each shift. Hesitation break-point and Real Time Interrupt at each cycle of the loop. Loop cycled until argument is standardised or characteristic = 0. Note that N_{0-9} is gated (to conform with other instructions) but only N_{0-8} is used. EV17 is entry to 'Real Time Interrupt' Sequence. EV14: if $N_{0-9} = 1$ is active before the final strobe of V13, a zero character is indicated since on the final strobe N_{0-9} would (due to NSUB1) be made 0. $M_{22}EM_{21}$ indicates argument in standard form. EV15: Enter if $N_{0-9} = 1$. Hesitation break-point (intra order type 3) entered if argument non-standard (and non-zero).	(EBAJ-K) (EBKM-K) (EBNP-K) (EBQ-K) (EBR-K) (EBYZ-K) SHL EM-Q EQ-B EQAJ-B EQKM-B EQNQ-B EQRZ-B NSUB	3F7:26/62 3F7:24/62 3E7:2/62 3F7:3/62 3E7:4/62 3E7:25/62 3D3:8/102 3C14:23/167 3D13:15/79 3D13:21/79 3D13:22/79 3D13:21/79 3D13:23/79 3E18:21/90	
EV14 EV15	EV14	2A7:9/18	$N_{0-9} = 1$. M22EM21 $N_{0-9} = 1$. M22EM21 R11.HR M22EM21 $N_{0-9} = 1$. M22EM21 $N_{0-9} = 1$. M22EM21 HR
V14 (1) $N_{0-9} = 1$ indicates characteristic overflow, so set C_{23} (see WGHN01/364). Argument written to accumulator X (from B). Characteristic $\rightarrow B$.	EV14 HESBAP1	2A10:3:21 2C13:19/46	
V14 (2) As for V14 (1), but characteristic is incremented by 1 in mill before being strobed to B. EOI: In VQ of Instruction Phase following, characteristic is written to $X + 1$ or zero is written to X and $X + 1$.	V14 GN9OV LRX XJ EBAZ-X (ENA1-K) (PLUS 0) EM-Q EQ-B EQAJ-B EQKM-B EQNQ-B EQRZ-B EOI	3D7:12/103 3E20:1/99 3E25:8/90 3D8:25/61 3D24:8/109 3C14:23/167 3D13:15/79 3D13:22/79 3D13:21/79 3D13:24/79 3D13:23/79 2A16:15/41	EV15
V15 EOI: Comments as for EOI in V14. EOI: Comments as for EOI in V14.	V15 EQ-B EQAJ-B EQKM-B EQNQ-B EQRZ-B COV EOI	3D13:15/79 3D13:21/79 3D13:22/79 3D13:24/79 3D13:23/79 3E16:25/100 2A16:15/41	





Read l. s. arg. and characteristic (in X*) to B. Increment inst. addr. Clear carry.

Gate l. s. argument to P.

- 1) Gate m. s. arg. to mill. Strobe to B.
- 2) Shift arg. (m. s. in A, l. s. in P) 1 place right and strobe to B.


Standardise argument and decrement characteristic.

Clear B reg., overflow and FLG1


COMMENTS	VI SIGNAL	MP	CONDITIONS
Relevant signals active in previous beat: GOOP, I14:5, EVI, SETPLG.	ERX-NJ EIX*-B EGAX-K (PLUS 1) EM-Q EQAN-C CCY FNT3 (FLG 1) HESBKPT	3E20:4-89 3F18:18-80 3E10:10-66 3D21:8-109 3C14:23-167 3E17:17-86 3F12:18-99 2D7:7-30 3C32:31-152 2B15:25-47	
VI: Force C22 (clear any carry from previous instructions). Force N1 (N10 & N11) tp 3 for 'special' shift. Set FLG1. If characteristic negative or zero, next beat is V15. If characteristic positive, enter hes. break-point No. 3 at VW9. If no further hes. requests, next beat is V11.	EV11 EVI5 GBKAT1	2AG:16-14 2AS:9-19 3FG:21-61	HR N0-9=0, N11
V11: Reset FLG1 (this has indicated the path selected). Clear Q23 which clears P23 when Q to P. FDEC1 is made by I15: Set V12 1) if overflow clear. 2) if overflow set.	V11 RSTFLG1 FQ23Z EM-Q FQAZ-P FDEC1 EVI2 GALALL	3C21:10-150 3F22:23-101 3C14:23-167 3F3:18-84 2E3:9-48 3B11:10/15 3D30:37-0	 FDEC1
V12: (2) m. s. arg. is in A, l. s. in P. N1 = 3 still set, so this is special shift which clears OV.	(EAAQ-L) (EAAQ-L*) (EAR-L) (EASX-L) (EAY-L) (EAZ-L) EM-Q EQ-B EQAI-B EQKM-B EQNQ-B EQZ-B DSHR	3F35:25-72 3F33:23/72 3F33:21/72 3F3:7/72 3F35:5/72 3F33:3/72 3C14:23/167 3D13:15/79 3D13:21/79 3D13:22/79 3D13:23/79 3D13:23/79 2C9:13-42	 RC23
V15: Entered if l. s. and m. s. arg. = 0.	EDKALL FV16 EVI3	Page 66 2A9:9/20 2A18:5-16	EV16 RC23, M22EM22 HM=0, P=0
V13: Entered if arg. non-standard (M23 / M22)	FV13	2AS:9-19	M23EM22, RC23 P=0, RC23 HM=0
V16: Entered if arg. standard (M23 / M22)	GBKAT1	3FG:21-61	
V13: Argument standardised by repeatedly shifting left 1 place. Note that P (containing l. s. portion) uses 'internal' shift and P to K is not required. Characteristic (in N0-9) is decremented by 1 at each cycle. If characteristic = 0, exit to V15 (note that N0-9 is gated to conform with other instructions) but only N0-9 is used. At conclusion of each V13 beat, if test shows non-standard arg. (M22EM21) and char. ≠ 0 (N0-9 = 1), enter HESBKPT type 3. Then, if HR, enter RTI (if required), afterwards returning to recycle V13. If arg. standardised and char. = 0, enter V16. Note that if N0-9 = 1 is active before the final strobe of V13, a zero char. is indicated, since on final strobe N0-9 would (due to NSUB) be made 0.	(EBAI-K) (EBKM-K) (EBNP-K) (EBQ-K) (EBRX-K) (EBAZ-K) L-A-Q EQ-B EQAI-B EQKM-B EQNQ-B EQZ-B I15:190 NSUB	317:26-67 317:24-67 3E2:2-63 317:23-67 3E7:4-63 3E7:25/67 3C14:23-167 3D13:15/79 3D13:21/79 3D13:22/79 3D13:23/79 3D13:23/79 Page 79 316:21-80	
V15: Q to B 'clears' B since Q is 'all noughts'. FLG1 is reset.	EV15 HESBKPT EVI3 EV17 EV16 EFL08	2AS:9-19 2B15:25-47 2A18:5-16 2A10:3-21 2A9:9/20 3C11:25-114	N0-9=1 N0-9=1 M22EM21 N0-9=1, RTI N0-9=1, HR M22EM21, RTI N0-9=1 M22EM21
	EQ-B EQAI-B EQKM-B EQNQ-B EQZ-B COV RSTFLG1 EOI	3D13:15/79 3D13:21/79 3D13:22/79 3D13:23/79 3D13:23/79 3E16:23/100 3C31:10/150 2A16:15/41	




'Round' l. s. argument and record overflow.



Strobe unrounded argument (in P) to B.



Transfer characteristic from N to B.



Increment characteristic.



l. s. argument and characteristic returned to X+1 in VQ of instruction phase following.

COMMENTS

V16: Force bit 8 of I to 1. Since P → K (EPKALL) made by EV16. FL08 adds 1 to bit 8 of l. s. argument. If this bit is already 1, CY will add 1 to bit 9. L. S. argument is now rounded at bit 9 and thus consists of bits 9-22 of l. s. word. If this operation results in overflow, it is registered in C₂₂ (GM23CY).

(Characteristic is in N).

V17: Unrounded l. s. argument (in P) → B. Since P₀₋₈ = 0 the characteristic in B is cleared.

If carry set in V16, clear it and replace rounded with unrounded from P for the special case where rounding clears the l. s. word.

V18: N₀₋₈ → K At the end of this beat the (unrounded) Q₀₋₈ → K l. s. argument and the characteristic are in B.

V19: Set overflow if characteristic overflows (N₉ = 1). Reset FLG2.

V16	M. P.	CONDITIONS
(FLG2) ERX-XJ EBAZ-X FL08 (EPYZ-K) EM-Q EQ-B EQAJ-B EQKM-B EQNQ-B EQRZ-B GM23CY	3C32:23/152 3F20:4/89 3F25:8/90 3D15:9/112 3F9:23/66 3C14:23/167 3D13:15/79 3D13:21/79 3D13:22/79 3D13:24/79 3D13:23/79 3F11:10/105	V12
EV17 EPKALL	2A10:3/21 Page 66	
V17		
(EPAJ-K) (EPKQ-K) (EPRX-K) (EPYZ-K) EM-Q EQ-B EQAJ-B EQKM-B EQNQ-B EQRZ-B CCY	3E9:3/66 3E9:5/66 3F9:25/66 3F9:23/66 3C14:23/167 3D13:15/79 3D13:21/79 3D13:22/79 3D13:24/79 3D13:23/79 3F12:18/99	
EV18* EV18 GNKIP ENKALL	3B17:12/29 3D12:22/23 3D9:10/63 3F8:7/64	EV18*
V18		
(ENAJ-K) (ENKQ-K) (ENRX-K) (ENYZ-K) EM-Q EQ-B EQAJ-B	3D8:25/64 3D8:23/64 3D8:17/64 3D8:10/64 3C14:23/167 3D13:15/79 3D13:21/79	
EV19 GBKALL	2A11:9/24 316:21/61	
V19		
(EBAJ-K) (EBKM-K) (EBNP-K) (EBQ-K) (EBRX-K) (EBYZ-E) (PLUS1) EQ-B EQAJ-B EQKM-B EQNQ-B EQRZ-B GN9OV FLG2 EOI	3F7:26/62 3F7:24/62 317:2/62 317:23/62 317:4/62 3F7:25/62 3D24:8/103 3D13:15/79 3D13:21/79 3D13:22/79 3D13:24/79 3D13:23/79 3D23:12/103 3C32:25/152 2A16:15/41	FLG2

ISSUE


1
Nov. 72

ICL


1904A MKII
1904S,1903T

115 INSTRUCTION

FC 31
SHEET 2 OF 2



COMMENTS	V10 SIGNAL	M P	CONDITIONS
The INTMOVE bistable will be set at entry if the order has been previously interrupted and will remain set until the end of the sequence. I023L will also be set if the previous order was an 023 (OBEY) instruction. If the 116/126 order is given while the processor is in Priority Mode, PM is set. Also active at entry time will be MOVE, I126 I116, and EV10. MINPM = interrupted 116/126 & PM, MNIPM = interrupted (116/126 and PM.) v (MOVE INTMOVE).	(ECAX-K) 3E10:10/67 (ECY-K) 3F10:25/67 (ECZ-K) 3F10:19/67 EQAJ-B 3D13:21/79 EQKM-B 3D13:22/79 EQNQ-B 3D13:24/79 EQRZ-B 3D13:23/79 EQ-B 3D13:15/79 EM-LS3 3E19:3/91 FNTO 3D17:4/22		
V10: The current instruction address will be in C from the Instruction Phase. N1 is forced to 0 to specify a cyclic shift FLG3 is set. FLG2 is also set if 116.	EVW10 3A18:10/38 EV9 2A4:9/12 EEB-SO 2F7:17/106 EPKALL Page 66		I 023L, (INTMV & PM) I 023L & (PM, INTMOVE) EVW10 EV9
V9: If INTMOVE is not set or if the processor is in Priority Mode, and I023L is set, V9 is entered. The instruction address will have been gated to P in the final beat of the 023 instruction in this case and this is now transferred to C, LS3 being loaded from the l.s. 3 bits of the address. This beat is omitted if an 023 was not the last order.	(FSAD10) 2F10:9/112 FRCE1 2F3:3/115 FRCE3 2F3:6/115 (EB-SO) 3E21:9/75 (FK1) 3D5:8/68 (FK2) 3D5:24/68 (FK3) 3D5:22/68 EQAQ-N 3E1:2/83 EQRX-N 3E1:7/83 EQYZ-N 3E1:16/83 EQ-N 3E1:8/83 EQAQ-A 3F29:23/81 (ENAJ-K) 3D8:25/61 EQAQ-P 3F3:18/84 NSUB 3F18:21/80		MINPM MNIPM
VW10: The instruction address (in B from the Instruction Phase if I023L or in B from V10 if I023L) is dumped to store location 10 and the word or character count in N0-9 is decremented by 1 and transferred to P.	EV11 2A6:16/14 EESIN-B 2E17:2/94 EEC-SAD 2F6:18/92		MOVE & INTMOVE & PM INTMOVE & PM & PRT1 & HXIN
	V9 (EPAJ-K) 3E9:3/66 (EPK-Q-K) 3E9:5/66 (EPKX-K) 3E9:25/66 (EPYZ-K) 3E9:23/66 EQAN-C 3E17:12/85 EM-LS3 3E19:3/91		
	EVW10 3A18:10/38 EEB-SO 2F7:17/106		
	V11 (EN-SAD) 2E11:3/93 (READ) 2E11:12/162 (ESIN-B) 6D1:21/218 (EC-SAD) 3C14:8/16 ELS3-NJ 3F19:6/91 LHX-B 3F14:18/95 NSUB 3F18:21/80 SDR 3E20:10/97 (ENAJ-K) 3D8:25/61 EQAQ-A 3F29:23/81		MINPM See Comments INTMOVE & PRT1 & HXIN MINPM MINPM & I126 MINPM
	EV12 3D11:10/15 EESIN-B 2E17:2/94 EEB-SO 2F7:17/106 ESC22 3E4:26/98 GDLA 3E31:18/74 GBKALL 3F6:21/61 GALALL 3D30:3/70		MINPM MINPM & PRT1 MINPM MINPM



Gate half the character count to register A.

Form word $\frac{1}{4}$ count in A and read accumulator X + 1 to B.

Datumise first destination address and strobe C to N. Read first origin address from accumulator X to Register B.

PRTI will be set if Real Time Interrupts are permitted.

V11: If RTI's are not permitted or if the processor is in PM, the character count is gated from N and shifted one place right (for the 116 only) to give $\frac{1}{2}$ the character count in A.

V12: The $\frac{1}{4}$ or character count is formed from half the count (in V11) by a further right shift. In the case of PM & PRTI, address 11 is forced, the instruction accessed in V11 is dumped there and accumulator X + 1 is read to B to give the first destination address.

V13: The first destination address accessed in V12 is datumised (if the processor is not in Executive Mode) and FLAG1 is set if the address is less than 8 (i.e. K > 8). The datumised address (undatumised in EXM) is then placed in N and C. Accumulator X is read to give the first origin address in B.

COMMENTS

V12 SIGNAL	M.P.	CONDITIONS
(EN-SAD)	2E11:3/93	MINPM
(READ)	2E4:12/162	
(ESIN-B)	6D4:21/248	
FSAD11	3F7:3/62	
(WRITE)	2E4:6/162	
(EB-SO)	3E21:9/75	
NSUB	3F18:21/80	
(SC22)	3D3:22/112	
(ED-L:1)	3E21:25/75	
(ED-L:2)	3E21:22/75	
SEFFLAG1	3C30:10/150	EXEC & CPM & MINPM & K = 8
(EBAJ-K)	3F7:26/62	MINPM
(EBNP-K)	3E7:2/62	
(EBQ-K)	3F7:23/62	
(EBKX-K)	3E7:4/62	
(EBYZ-K)	3E7:25/62	
EQCALL	3E17:9/85	
EQAN C	3E17:12/85	
EQZ C	3E17:16/85	
EHX-B	3F18:18/80	
SHR	3E26:10/97	
(FAAQ-L)	3F33:25/72	MINPM
(EAQ-L)	3E33:23/72	
(EAR-L)	3F33:21/72	
(EASX-L)	3F33:7/72	
(EAY-L)	3F33:5/72	
(EAZ-L)	3F33:3/72	
EQAZ-A	3F29:23/61	
(PCHECK)	3D15:17/112	
EV13	2A18:5/16	
EESIN-B	2E17:2/94	
GDIA	3F31:18/74	
ESC22	3E4:26/98	
GBKALL	3F6:21/61	
V13		
(EN-SAD)	2E11:3/93	MINPM
(READ)	2E4:12/162	
(ESIN-B)	6D4:21/248	
(FLAG)	3C30:24/150	
(ED-L:1)	3E21:25/75	
(ED-L:2)	3E21:22/75	
(SC22)	3D3:22/112	
(EBAJ-K)	3F7:26/62	
(EBKX-K)	3E7:4/62	
(EBNP-K)	3E7:2/62	
(EBQ-K)	3F7:23/62	
(EBKX-K)	3E7:4/62	
(EBYZ-L)	3E7:25/62	
EQAN-N	3E17:7/83	
EQAN-N	3E17:7/83	
EQZ-N	3E17:16/83	
EQZ-N	3E17:16/83	
EQCALL	3E17:9/85	
EQAN C	3E17:12/85	
EQZ C	3E17:16/85	
EQAZ-P	3F31:18/74	
EHX-B	3F18:18/80	
SEFFLAG1	3C30:10/150	
LV14	2A7:9/16	EXLCA (INTROVE P5)
EV14	2A10:3/21	EXLCA MINPM
ENKALL	3F8:7/61	MINPM & LV14
ENKQ-K	Page 61	
GALALI	3D30:3/70	
ESC22	3E4:26/98	EV14 & MINPM


ISSUE 1 Nov. 72

Test absolute first destination address for reservation failure and if successful, strobe to N. Form final destination address.

Test absolute final destination address for reservation failure and if successful, strobe to N. Datamuse first starting address.

Test absolute first origin address for reservation failure and if successful, strobe to N.

Test absolute final origin address for reservation failure and if successful, strobe to A and N. Load LS3 register, reset Flag 3 and set BXOP if K < 8.



V14:
If the processor is not in Executive Mode, the first destination address is tested for a reservation failure. If this does not occur, the address is strobed to N. Should a reservation failure be found, entry is made to the interrupt sequence. The count is added to the first destination address to give the final destination address.

V15:
The final destination address formed in V14 is tested for reservation failure and the first starting address is datumised and strobed to N if no reservation failure has occurred.

V16:
The first origin address formed in V15 is tested for reservation failure and if none occurs, the count is added to it to give the final origin address in N.

V17:
The final origin address formed in V16 is tested for reservation failure. If entry was from V13 (EXM) the first origin address is strobed to A and N. If entry was from V13 (INTMOVE), the first origin address is datumised and strobed to A and N. Flag 3 is reset and BXOP set if the address is less than 8 (i.e. K < 8).

EVR 2A17:5/7
EESIN-B 2E17:2/94
FLALL 3F32:18/76
EENARX-L 3E33:20/102

RESFL
1116

COMMENTS


V14 SIGNAL	MP	CONDITIONS
(EN-SAD) (ENAJ-K) (ENKQ-K) (ENRX-K) (ENYZ-K) (EAAQ-L) (EAAQ-L) (EAR-L) (EASX-L) (EAY-L) EAC (SC22) RESFL EAZ-L EQAQ-N EQRX-N EQYZ-N EQ-N	2E11:3/93 3D8:25/64 3D8:23/64 3D8:17/64 3D8:10/64 3F33:25/72 3F33:23/72 3F33:21/72 3F33:7/72 3F33:5/72 3D13:16/79 3D7:6/32 3F33:3/72 3E1:2/83 3E1:7/83 3E1:16/83 3E1:8/83	MNIPM DORLF & CPR & EXEC RESFL & MNIPM
EV13 BKGW1	2A18:5/16 Page 62	MNIPM & CSM & EV13
V14		
GBKALL ESC22 GDLA	3F6:21/61 3E4:26/98 3F31:18/74	CSM & MNIPM MNIPM
V15		
(EN-SAD) (EBAJ-K) (EBKM-K) (EBND-K) (EBQ-K) (EBRX-K) (EBYZ-K) (ED-L:1) (ED-L:2) (SC22) EQAQ-N EQRX-N EQYZ-N EQ-N	2E11:3/93 3F7:26/62 3F7:24/62 3E7:2/62 3F7:23/62 3F7:4/62 3F7:25/62 3E21:25/75 3E21:22/75 3D3:22/112 3E1:2/83 3E1:7/83 3E1:16/83 3E1:8/83	See Comments MNIPM & CPR & EXEC MNIPM MNIPM & RESFL
EV16 ENKALL EENKQK GALLA1 ESC22	2A9:9/20 3F8:7/64 Page 64 3D30:3/70 3E4:26/98	MNIPM
V16		
(EN-SAD) (ENAJ-K) (ENKQ-K) (ENRX-K) (ENYZ-K) (EAAQ-L) (EAAQ-L) (EAR-L) (EASX-L) (EAY-L) (EYZ-L) EAC (SC22) EQAQ-N EQRX-N EQYZ-N EQ-N	2E11:3/93 3D8:25/64 3D8:23/64 3D8:17/64 3D8:10/64 3F33:25/72 3F33:23/72 3F33:21/72 3F33:7/72 3F33:5/72 3D13:16/79 3D7:6/32 3F33:3/72 3E1:2/83 3E1:7/83 3E1:16/83 3E1:8/83	RESFL EV17 & CSM
EV17 GBKALL GDLA ESC22	2A10:3/21 3F6:21/61 3F31:18/74 3E4:26/98	RESFL EV17 & CSM
V17		
(EN-SAD) (EBAJ-K) (EBKM-K) (EBND-K) (EBQ-K) (EBRX-K) (EBYZ-K) (ED-L:1) (ED-L:2) (SC22) EQAQ-N EQRX-N EQYZ-N EQ-N	2E11:3/93 3F7:26/62 3F7:24/62 3E7:2/62 3F7:23/62 3E7:4/62 3F7:25/62 3E21:25/75 3E21:22/75 3D3:22/112 3E1:2/83 3E1:7/83 3E1:16/83 3E1:8/83	RESFL CPR & EXEC RESFL INTMOVE
EV17 RESFL	2A10:3/21 3F6:21/61	DORLF & CPR & EXEC
EM-LS3 SHXOP	3E19:3/91 2E17:21/94	

ISSUI 1 Nov. 72


ICL 1904A MK II 1904S, 1903T

116/126 (MOVE) INSTRUCTIONS (V13-V17)


FC 32 SHEET 3 OF 7



COMMENTS	VR SIGNAL	MP	CONDITIONS
The sequence branches at this point, and dependent upon whether a 116 or 126 instruction is being serviced, VR (Sheet 5) or VR (Sheet 4) is entered.	(EN-SAD)	2E11-3/93	HXOP _v (SIXOP & K < 8)
	(ESIN-I)	6D4:21/248	
	(READ)	2E4:12/162	HXOP
	FLS3-XJ	2F19:6/91	
	EHX-B	3F14:18/87	FLAG
	(EAX-K)	3E10:10/67	
	(PLUS 1)	3D24:8/109	RESFL
	EQCALL	3E17:9/85	
	EQAX-C	3E17:12/85	DORLF & CPH EXEC
	EQZ-C	3E17:16/85	
RESFL	2D7:6/32		
EM-LS3	3E19:3/91		
VR: (1126) - The first word to be transferred is read to B from the first origin address (in N). On the first cycle of the loop, the first destination address is gated via the mill to set LS3 and then strobed to B. On the second (and subsequent) cycles, the destination address is incremented (as FLAG3 is reset by this time) and HXOP is reset when LS3 = 7.	EV18	3B12:27/23	1126
	FLALL	3F32:18/76	
	EENARX-L	3E33:20/102	
V18: The count (bits 0-8 of P) is decremented in the mill by simultaneously gating 0-8 and -1 to the mill where they are added. The decremented count is then restored to P and FLAG3 is reset.	V18		
	(EPAJ-K)	3E29:3/66	1126
	(EAAQ-L)	3F33:25/72	
	(EAAQ-L*)	3F33:23/72	
	(EAR-L)	3F33:21/72	
	(EASX-L)	3F33:7/72	
	(EAY-L)	3F33:5/72	
	(EAAQ-L)	3C14:7/167	
	(ENARX-L)	3D31:5/73	
	(ENAYZ-L)	3D31:25/73	
EQXZ-P	3F33:18/84		
(PCHECK)	3D15:17/112		
VW: The origin word is written to the destination address in C (for the store) or LS3 (for an accumulator). The origin address in N is incremented in the mill by PLUS 1 and strobed to A and N. When LS3 = 7, FLAG1 is reset. LS3 is reloaded from mill bits 0-2. The count is tested and if not equal to zero (i.e. P ≠ 0) the three beats (VR-VW) are repeated when P = 0, VR10 is entered. Each loop contained a hesitation break-point and a real time interrupt break-point.	EVW	2B3:18/9	HXOP FLAG
	EEC-SAD	2F6:18/92	
	EENKALL	2F7:17/106	
	EENKQ-K	3F8:7/64 Page 64	
VW: The origin word is written to the destination address in C (for the store) or LS3 (for an accumulator). The origin address in N is incremented in the mill by PLUS 1 and strobed to A and N. When LS3 = 7, FLAG1 is reset. LS3 is reloaded from mill bits 0-2. The count is tested and if not equal to zero (i.e. P ≠ 0) the three beats (VR-VW) are repeated when P = 0, VR10 is entered. Each loop contained a hesitation break-point and a real time interrupt break-point.	VW		
	EC-SAD	3C14:8/161	HXOP
	(WRITE)	2F4:6/162	
	(EB-SO)	3E21:9/75	FLAG
	ELSS-XJ	2F19:6/91	
	EBAZ-X	3F25:8/90	HXOP
	(ENAJ-K)	3D8:25/64	
	(ENKQ-K)	3D8:23/64	
	(ENRX-K)	3D8:17/64	
	(ENYZ-K)	3D8:10/64	
(PLUS 1)	3D24:8/109		
(EQAZ-A)	3E29:23/91		
EQAQ-N	3E1:2/93		
EQXZ-N	3E1:7/93		
EQYZ-N	3E1:16/93		
EQ-N	3E1:8/93		
EM-LS3	3E19:3/91	LS3 = 7	
HS1-FLAG	3C31:10/150		
VR10	2A17:5/7	P0 & HR & RTI	
	3A14:22/39	P = 0	



COMMENTS	VR10 SIGNAL	M P	CONDITIONS
VR10: The current instruction address (and overflow) are retrieved from store location 10 and read to B.	(FSAD10) FRCE1 FRCE3 (READ) (ESIN-B)	2F10:9/112 2F3:3/115 2F3:6/115 2F4:12/162 6D4:21/248	
V27: The instruction address read in VR10 is incremented and strobed to C, the INTMOVE and FLAG1 bistables being reset (if not already reset). Carry is cleared and exll is made from the 126 sequence to the Instruction Phase for the next order.	V27	3018:12/29 3E4:26/98 3F6:21/62	
VR: For the 116 instruction, the word n is read to B from the address held in N (or LS3). The count (in P ₀₋₈) is decremented and HXOP reset if LS3 = 7, (i.e. if the origin address is not held in an accumulator). The FLAG2 bistable is reset.	VR		
V18: The character of the origin word read in VR (as designated by N ₂₂₋₂₃) is strobed to bits 0-5 of A.	(EN-SAD) (READ) (ESIN-B) ELSS-XJ EHL-B (EPAJ-K) (EAAQ-L) (EAAQ-L) (EAR-L) (EASN-L) (EAY-L) (EAZ-L) (ENAAQ-L) (ENARX-L) (ENAYZ-L) EQA-Z (P)	2E11:3/93 2E4:12/162 6D4:21/248 2F19:6/91 3F14:18/87 3E9:3/66 3F33:25/72 3F33:23/72 3F33:21/72 3F33:7/72 3F33:5/72 3C14:7/16 3D11:5/73 3D11:25/73 3F3:15/84 3B12:22/23 30G:17/71 3E21:17/73 3F29:23/81 2A11:9/24 3F8:7/64 Page 61 3E4:26/98	HXOP _v (SHXOP & K < 8) HXOP _v SHXOP & K < 8
V19: Character address is incremented and strobed to B so that the next most significant character position will be selected in V22.	V19		
	(ENAJ-K) (ENCL-L) (ENBN-K) (ENYZ-K) FLC2 (EAC) (SC22) EQA-B EQKM-B EQNQ-B EQHZ-B EQ-B	3D8:25/64 3D8:23/64 3D8:17/64 3D8:16/64 3F25:2/90 3D13:16/79 3D3:22/112 3D13:21/79 3D13:22/79 3D13:24/79 3D13:23/79 3D13:15/79	
	EV20 GCKALL	2B13:18/25	



Gate destination address to N and copy its l.s. 3 bits to LS3.


Read store (or accumulator) at address held in N (MLS3) and store this origin address to C.

Gate on character to B

Write the character selected in V22 to store (or to an accumulator). Increment destination address and strobe to B. Reset Flag 1 if LS3 = 7.

Gate origin address to N and A and load LS3.

COMMENTS	V20 SIGNAL	M.P.	CONDITIONS
V20: The destination address in C is gated via the mill (setting LS3) to N.	(ECAX-K) (ECY-K) (ECZ-K) EQAQ-N EQRX-N EQYZ-N EQ-N EM-LS3	3F10:10/67 3F10:25/67 3F10:19/67 3E1:2/83 3E1:7/83 3E1:16/83 3E1:8/83 3E19:3/91	
V21: A read/pause (or accumulator) cycle is initiated and the origin address in B is strobed to C, leaving the former register clear for the word from the destination address.	EV21 EESIN-B GBKALL	3B14:26/26 2E17:2/94 3F6:21/61	FLG1
V22: The character placed in A in V18 is fanned onto the Q highway and is then strobed into one character position of B.	V21 (FN-SAD) (READ) (ESIN-B) (PAUSE) ELLS3-XJ EIX-B (EBAJ-K) (EBKM-K) (EBND-K) (EBQ-K) (EBRX-K) (EBYZ-K) EQCALL EQAX-C EQZ-C	2E11:3/93 2E4:12/162 6D4:21/284 2E10:7/143 3F19:6/91 3F14:18/87 3F7:26/62 3E21:15/62 3F7:24/62 3F7:23/62 3E7:4/62 3F7:25/62 3F17:2/85 3E17:12/85 3E17:16/85	FLG1 FLG1 FLG1
V23: The character copied into B in V22 is written to store (or to an accumulator). The destination address in N22 - 23 is incremented and strobed to B. Flag 1 is reset if LS3 = 7.	EV22 GALALL	3B14:25/27 3D30:3/70	
V24: The origin address (in C) is gated via the mill, setting LS3, to A and N.	V22 (EAAQ-L) (EAAQ-L*) (EAR-L) (EASX-L) (EAY-L) (EAZ-L) EMFAN EQ-B (PCHECK)	3F33:25/72 3F33:23/72 3F33:21/72 3F33:7/72 3F33:5/72 3F33:3/72 3F28:15/107 3E18:19/80 3D15:17/112	
	EV23 EES-SO ENKALL ESC22	2A13:8/9 2E7:17/106 3F8:7/64 3E4:25/98	FLG1
	V23 (FN-SAD) (WRITE) (EB-SO) ELLS3-XJ EBAZ-X (EBAJ-K) (EBKQ-K) (ENRX-K) (ENYZ-K) (F122) (EAC) (SC22) EQHP EQAL-B EQEM-B EQNQ-B EQHZ-B EQ-B RST FLG1	2E11:3/93 2E4:12/162 3E21:15/62 3F19:6/91 3F28:8/90 3D8:25/64 3D8:23/64 3D8:17/64 3D8:10/64 3E25:2/50 3D3:16/70 3D3:22/112 2D17:7/78 3D13:21/79 3D13:22/79 3D13:21/79 3D13:23/79 3D13:15/79 3C31:0/150	FLG1 FLG1
	EV24	310:6:10/28	
	V24 (ECAX-K) (ECY-K) (ECZ-K) EQAQ-N EQRX-N EQYZ-N EQ-N EQAZ-A EM-LS3	3E10:10/67 3E10:25/67 3E10:19/67 3E1:2/83 3E1:7/83 3E1:16/83 3E1:8/83 3E29:23/81 3E19:3/91	
	EV25 GBKALL	3B17:21/29 3F6:21/61	




COMMENTS	V25 SIGNAL	M.P.	CONDITIONS		
<p>V25: The destination address (together with its incremented character address) is strobed from B to C. The loop is then recycled by entry to VR (sheet 5) until P = 0 or FLAG1 is reset.</p> <p>V26: The datum is copied into the A register for subtraction in the next beat.</p> <p>V29: The absolute destination address is formed by gating the inverse of the datum (A) to the mill along with the datumised address and PLUS 1. The result of the subtraction is placed in register B.</p>	(EBAJ-K) (EBKM-K) (EBNP-K) (EBQ-K) (EBRX-K) (EBYZ-K) EQCALI EQAX-C EQZ-C	3F7:26/62 3F7:24/62 3E7:2/62 3F7:23/62 3E7:4/62 3F7:25/62 3F7:2/85 3F17:12/85 3E17:16/85	HR & RTI & (P=0) FLAG2 EV26 EV26		
	<p>V26: The datum is copied into the A register for subtraction in the next beat.</p>	EVR EV26 GDLA EESIN-B	2A17:5/7 3A23:21/37 3F31:18/74 2E17:2/97	EV26 & HXOP	
	<p>V29: The absolute destination address is formed by gating the inverse of the datum (A) to the mill along with the datumised address and PLUS 1. The result of the subtraction is placed in register B.</p>	V26 ECY-K (ED-L:1) (ED-L:2) EQAZ-A EV29 FLAX ESC22	3F10:25/67 3E21:25/75 3E21:22/75 3F29:23/81 3D29:25/113 3E4:25/98	CPC & EXEC	
	<p>VR10: The current instruction address is read from its dump location in store location 10. During this read store cycle, the absolute address formed in V29 is dumped to X + 1.</p>	VR10 (FSAD 10) (ESIN-B) (READ) EBAZ-X*	2F10:9/112 6D4:21/248 2E4:12/162 2F25:6/90		
	<p>V27: The current instruction address (in B from VR10) is incremented and placed in C. HXOP, FLAG1 and INTMOVE (if PM) are all reset.</p>	EV27 GBKALI ESC22	3B18:12/29 3F6:21/61 3E4:25/98		
	<p>V28: The N register now contains the last origin address + 1/4 - i.e. what would have been the next origin address if the transfer has been one word longer. The datum (in A from V26) is subtracted from the datumised address to give the absolute address which is strobed to accumulator X in the next Instruction Phase.</p>	V27 (EBAJ-K) (EBKM-K) (EBNP-K) (EBQ-K) (EBRX-K) (EBYZ-K) (PLUS 1) (SC22) CCY EQAX-C EQZ-C INSTFLAG1 EV28 ESC22 ENKALI ENALALI ENARX-L	3F7:26/62 3F7:24/62 3E7:2/62 3F7:23/62 3E7:7/62 3F7:25/62 3D24:8/109 3D3:22/112 3F12:18/99 3E17:12/85 3E17:16/85 3C31:10/150 2C11:17/43 3E1:25/98 3F8:7/64 3D1:7/73 3E33:20/102	1116	
		<p>V28: The N register now contains the last origin address + 1/4 - i.e. what would have been the next origin address if the transfer has been one word longer. The datum (in A from V26) is subtracted from the datumised address to give the absolute address which is strobed to accumulator X in the next Instruction Phase.</p>	(ENAJ-K) (ENKQ-K) (ENRX-K) (ENYZ-K) (ENAAQ-L) (ENARX-L) (ENAYZ-L) (PLUS 1) (SC22) EQAL-B EQKM-B EQNQ-B EQZ-B EQ-B EOI	3D8:25/64 3D8:23/64 3D8:17/65 3D8:10/67 3C11:7/16 3D31:5/73 3D31:25/73 3D27:8/109 3D3:22/112 3D13:21/79 3D13:22/79 3D13:24/79 3D13:23/79 3D18:15/79 2A16:15/41	1116
		<p>V29: The absolute destination address is formed by gating the inverse of the datum (A) to the mill along with the datumised address and PLUS 1. The result of the subtraction is placed in register B.</p>	V29 (ECAX-K) (ECY-K) (ECZ-K) (EAAQ-L) (EAAQ-L*) (EAR-L) (EASX-L) (PLUS 1) (SC22) EQHP EQAJ-B EQR-B EQNQ-B EQZ-B EQ-B	3E10:10/67 3F10:25/67 3F10:19/67 3F33:25/72 3F33:23/72 3F33:21/72 3F33:7/72 3D24:8/109 3D3:22/112 2D17:7/78 3D13:21/79 3D13:22/79 3D13:24/79 3D13:23/79 3D13:15/79	
		<p>V29: The absolute destination address is formed by gating the inverse of the datum (A) to the mill along with the datumised address and PLUS 1. The result of the subtraction is placed in register B.</p>	EV10 EESIN-B	3A14:22/39 2E17:2/94	

1

2


3

4



COMMENTS	VR/VI SIGNAL	MP	CONDITIONS
Relevant signals active in previous beat: GPA, EVR, EVI, EESIN-B, I117.			
	(EN-SAD) (ESIN-B) (READ) (ECAX-K) (PLUS 1) ELS3-XJ EM-Q EQAX-C EHX-B RESFL	2E11:3/93 6D4:21/248 2E4:12/162 3E10:10/67 3D24:8/109 3F19:6/91 3C14:23/167 3E17:12/85 3F14:18/87 2D7:6/32	HXOP RESFL HXOP DORLF, CPR, EXFC
	EVI VI	3A16:12/8 3B28:21/52	RESFL EVI
	VI		
VR, VI: The premodifier (n), which may be 15 or 22 bits, depending on the current store mode, is read to B from store. The current instruction address is incremented in the mill (PLUS 1 forces data flow CYB0) and restored to C (bits 0-21).	(PCHECK) EBAJ-K (EBKM-K) (EBNP-K) (EBQ-K) (EBRX-K) (SEK) PFAIL DIE	3D15:17/112 3F7:26/62 3F7:24/62 3E7:2/62 3F7:23/62 3E7:4/62 3E23:6/111 6A6:21/21 3B33:25/44	CSM CSM, HB14* PGEN = RB24 PFAIL, PCHECK INHFFL
	EM-Q EQAZ-A EQ-B EQAJ-B EQKM-B EQNQ-B EQNZ-B EQAZ-P EOI	3C14:23/167 3F29:23/161 3D13:15/79 3D13:21/79 3D13:22/79 3D13:24/79 3D13:23/79 3F3:18/94 2A16:15/41	
VI:			
1) In CSM the premod. is 15-bits (in B ₀₋₁₄) and must be expanded to 22 bits by extending the sign bit (B ₁₄) the required number of places (SEK). This is accomplished when the premod. is gated onto K, as SEK makes K ₁₅₋₂₁ all 1's if B ₁₄ = 1.			
2) The 22-bit premodifier in ESM is transferred directly to the A, B and P registers.			
EOI: The A bistable is set (ASTAT) to ensure that the second of two successive 117 instructions goes illegal. An involuntary entry to Executive is then made (via the interrupt sequence) at GOOP if the next instruction is a 117.			





COMMENTS	VI SIGNAL	M.P.	CONDITIONS	
Also active at entry will be: GPD, EV1, I120-2 or I125, GBKALI, GALALI, (I125), EOR, EAND, ENEQV, and LITERAL.				
	(EBAJ-K)	3F7:26/62	} I120-2	
	(EBKM-K)	3F7:24/62		
	(EBNP-K)	3E7:2/62		
	(EBQ-K)	3F7:23/62		
	(EBRX-K)	3E7:4/62		
	(EBYZ-K)	3F7:25/62		
	(EAAQ-L)	3F33:25/72		
	(EAAQ-L)	3F33:23/72		
	(EAAQ-L)	3F33:23/72		
	(EAR-L)	3F33:21/72		
	(EASX-L)	3F33:7/72		
	(EAY-L)	3F33:5/72		
	(EAY-L)	3F33:3/72		
	(AND)	3E21:6/75		CF0
	(OR)	3D3:11/112		CF1
	(NEQV)	3E21:12/75		CF2
	(ZS)	2C6:23/153	I 125	
	EDFG	3F16:12/86	1125 & EXEC	
	CCY	3F12:18/99		
	EQAZ-A	3F29:23/81		
	EQAZ-1	3F3:18/84		
	VI			
	EQAJ-B	3D13:21/79		
	EQKM-B	3D13:22/79		
	EQNQ-B	3D13:24/79		
	EQHZ-B	3D13:22/79		
	EQ-B	3D13:15/79		
	EV1	3A16:12/8		
	VI			
	(ECAX-X)	3E10:10/67	} MAN	
	(PLUS 1)	3D24:8/109		
	EQAX-C EOI	3E17:12/85 2A16:15/41		
	VI			
VI: As these instructions are literals, the operand N will be in B from the Instruction Phase and A will hold x. N and x are gated to the mill for a logical AND, OR, or NONEQUIVALENCE operation and the result is strobed to registers A, B and P. For the 125, the ZS bistable is set from Q0 in normal mode and the G register (bits 3-5) is loaded from Q ₃₋₅ in Executive mode. Carry is cleared in both cases.				
VI: The instruction address is incremented by one and returned to C.				
EOI: In beat V0 of the Instruction Phase, the content of B is written to accumulator X.				

1

2

3

4


		COMMENTS	V10 SIGNAL	M.P.	CONDITIONS
		Also active at entry will be I124 and EV10.	(ENA)-K SHL EQAZ-A	3D8:25/61 3D33:8/102 3F29:23/81	
Gate count to A, bits 1-9.		V10: The count (x_c) is in N (bits 0 to 8) from the Instruction Phase and is shifted one place left into A, bits 1 to 9.	GA1A1.L EV11	3D30:3/70 2A6:16/14	
Gate count to A, bits 2-10.		V11: The count is again shifted one place left and returned to A, bits 2 to 10.	V11		
Gate character 3 of B to A and decrement count to 2.		V12: A third shift left of one place occurs putting the count in B, bits 3 to 11. The character registers NCH (bits 22 & 23 of N) is forced to 3.	(EAAQ-L) (EAAQ-L*) (EAR-L) (EASX-L) (EAY-L) (EAZ-L) SHL EQAZ-A HESBKPT	3F33:25/72 3F33:23/72 3F33:21/72 3F33:7/72 3F33:5/72 3F33:3/72 3D33:8/102 3F29:23/81 2B15:25/47	HR & HES3 EVH2 EV12 GA1A1.L 3D30:3/70
Gate character 2 of B to P and decrement count to 1.		A hesitation break-point is now allowed.	EVH2 EV12 GA1A1.L	2C14:13/45 3B11:10/15 3D30:3/70	HR & HES3 EVH2 EV12
Clear B.		V13: The 1. s. character (3) of B (bits 0-5) is placed in the 1. s. 6 bits of A and NCH again decremented by 1.	V12		
Gate bits 0-5 of A to character 1 of B and decrement count to 0.		V14: Character 2 of B (bits 6-11) is placed in the 1. s. 6 bits of P and NCH again decremented by 1.	(EAAQ-L) (EAAQ-L*) (EAR-L) (EASX-L) (EAY-L) (EAZ-L) SHL EQAJ-B EQKM-B EQNQ-B EQHZ-B EQ-B FNJ3	3F33:25/72 3F33:23/72 3F33:21/72 3F33:7/72 3F33:5/72 3F33:3/72 3D33:8/102 3D13:21/79 3D13:22/79 3D12:24/79 2D13:23/79 3D13:15/79 3D18:5/140	
Gate bits 0-5 of P to character 0 of B.		V15: B is cleared to ensure that bits 0-14 (x_m) will be zero.	EEB-J-K EV13	3D7:17/71 2A18:5/16	
Increment instruction address and return to C.		V16: Count bits 0-2 are now in bits 3-5 of A. Bits 0-5 of A are therefore strobed to character 1 of B. This puts count bits 0-2 in B15-17. NCH is decremented to zero.	V13		
Exit.		V17: Count bits 3-8 (in P_{0-5}) are fanned to Q and strobed to character position 0 (bits 18-23) of B. At this time, I_{15-23} holds the count x_c and I_{0-14} is all zero (x_m).	(EEM-K) EQAZ-A CTNJ	3E21:17/75 3F29:23/81 3D14:8/104	
		VI: The instruction address is incremented by 1 and returned to C.	EEB-J-K EV13	3D7:17/71 2A7:9/18	
		The content of register B is strobed to accumulator X in VQ of the Instruction Phase.	V14 V15 EQAJ-B EQKM-B EQNQ-B EQHZ-B EQ-B GA1A1.L EV16	3D7:17/71 2A7:9/18 3E21:17/75 3F33:8/81 3D14:8/104 2A8:9/16 3D13:21/79 3D13:22/79 3D13:24/79 3D13:23/79 3D13:15/79 3D30:3/70 2A9:5/20	
			V16		
			(EAAQ-L) (EAAQ-L*) (EAR-L) (EASX-L) (EAY-L) (EAZ-L) EMFAN EQ-BJ CTNJ	3F33:25/72 3F33:23/72 3F33:21/72 3F33:7/72 3F33:5/72 3F33:3/72 3F28:17/107 3E18:19/80 3D14:8/104	
			EPK A.L.L EV17	Page 66 2A10:3/21	
			V17		
			(EPAJ-K) (EPKQ-K) (EPRX-K) (EPYZ-K) EMFAN EQ-BJ EV	3F9:3/66 3E9:5/66 3F9:5/66 3F9:23/66 3F28:17/107 3E18:19/80 3A16:12/8	
			V1		
			(E'AX-K) (PLUS 1) EQAX-C CCY EOI	3110:10/67 3D24:8/109 3E17:4/85 3F12:18/99 2A16:15/41	
ISSUE	1 No. 72				
ICL	1904A MKII 1904S 1903T	124 INSTRUCTION (GOOP-EOI)	FC35	SHEET 1 OF 1.	

1

2

3

4




COMMENTS	VIO	MP	CONDITIONS
	SIGNAL		
Also active at entry will be: GCKALL, EV10, FOV (if RN23), ECKALL, MVSUM (if OV set), I127 and I127INT. V10: V11I127 is active only while EV11 is active (i.e. during V10).	(ECAX-K) (ECY-K) (ECZ-K) EQAZ-P EIX-B	3E10:10/67 3F10:25/67 3F10:19/67 3F3:18/84 3F18:16/80	
	EV11 V11I127 EBBKM-K GDIA	2A6:16/14 Sheet 74 Sheet 62 3F31:18/74	
	V12		
	EQAZ-A HXOP	3F29:23/81 3C26:23/160	K-8
	EVR EVC-SAD GCKALL EESIN-B	2A17:5/7 2F6:18/92 Sheet 67 2E17:2/94	HXOP
	V11		
	(EBAJ-K) (EBKM-K) (EBNP-K) (EBQ-K) (EBRN-K) (EBYZ-K) (ED-L1) (ED-L2) EQAZ-C EMLS3	3F7:26/62 3F7:24/62 3E7:2/62 3F7:23/62 3E7:4/62 3F7:25/62 3E1:25/75 3E2:22/75 Sheet 85 3E19:4/91	CSM EXEC & CPR
	SHXOP EV12	2E17:21/94 3B11:10/15	M-8
	VR		
	(EC-SAD) (READ) (ESIN-B) RESFL EMLS3 ELSS-X EIX-B (ECAX-K) (ECY-K) (ECZ-K) (PLUS 1) EQCALL EQAX-C EQZ-C (HXOP)	3C14:8/67 2E4:12/162 6D4:21/248 2D7:6/32 3E19:6/91 3E14:6/87 3E10:10/67 3F10:25/67 3F10:19/67 3D24:8/109 3F17:2/85 3E17:12/85 3E17:16/85 3C26:23/10	HXOP DORLF & CPR & EXEC & EXEC HXOP RESFL M-8
VR: If the address is <8, an accumulator is read, otherwise a store location is accessed. EM-LS3 loads Register LS3 from the mill (bits 0-2) to give the accumulator address (if needed).			
V13: NSUB is active to decrement N _{0-g} by 1.			
If RTI is active, it will inhibit certain types of hesitation request.			
	EV13 GALALL GCKALL EBBKM-K EV13	2A18:5/16 3D20:3/76 3F6:1/61 Sheet 62 3D20:20/33	RESFL EV13 RESFL
	V13		
	(PCHECK) (EAAQ-L) (EAAQ-L) (EAL-L) (EASN-L) (EAY-L) (FAZ-L) (EBAJ-K) (EBKM-K) (EBNP-K) (EBQ-K) (EBRN-K) (EBYZ-K) NSUB EQAZ-A EQAL-B EQAM-B EQNQ-B EQRZ-B EQ-B	3D15:17/12 3F35:25/72 3F33:23/72 3F33:21/72 3F33:7/72 3F33:5/72 3F33:3/72 3F7:26/62 3F7:24/62 3E7:2/62 3F7:23/62 3E7:4/62 3F7:25/62 3F18:21/80 3F29:23/81 3D13:21/79 3D13:22/79 3D13:21/79 3D13:23/79 3D43:15/79	
	EPKALL ESC22 EV14 HESBKPT EVR	Page 66 3E4:25/98 2A7:9/18 2B15:25/17 2A17:5/7	EV14 N _{0-g} = 1 N _{0-g} = 1 N _{0-g} = 1 & RTI & RTI
HESBKPT is also active at exit and hesitations are allowed. If there are more (or after they have been serviced), the Instruction Phase is entered, at EOI.			
	EV11 EV12 EV17	2C14:12/45 2C14:13/45 2A10:3/21	HESBKPT & HR & HES3 HESBKPT & HR & HES3 RTI & HR
	V14		
	(EPAJ-K) (EPKQ-K) (EPRX-K) (EPYZ-K) (PLUS 1) (SC22) EQCALL EQAX-C EQZ-C EQZ-C EQZ-C	3E9:3/66 3E9:5/66 3E9:25/66 3E9:23/66 3D24:8/109 3D3:22/112 3F17:2/85 3E17:12/85 3E17:16/85 3E12:15/99 2A16:15/41	MAN

1

2

3

4




- (1) Read content of store location N to B. Strobe address N + 1 to N.
- (2) Transfer address N to register A

Read content of address N + 1 to B. Load m.s. FPA.


Load l.s. FPA and FPU F and X registers Increment instruction address.

Exit from instruction

COMMENTS	VIDLE SIGNAL	MP	CONDITIONS
Relevant signals active in previous beat: EVR ($\overline{\text{BUSY}}$), EVIDLE (BUSY), EESIN-B (EVR), ENKALL, EV30 (131 + 137)	(ENAJ-K) (FNKQ-K) (ENRX-K) (ENYZ-K) EM-Q EQAZ-A	3D8:25/64 3D8:23/64 3D8:17/64 3D8:10/64 3C14:23/167 Sheet 85	
(1) If a group 13 instruction is given in normal mode, and a hardware F. P. U. is not fitted the instruction is treated as an extracode. EV34 is forced (for entry to the interrupt sequence) by EXCD, GOOP, EXEC.	EVR VRIP EESIN-B ENKALL EVIDLE	2A17:5/7 2A14:19/5 2E17:2/94 Sheet 64 3A12:2/40	VRIP 11302-6, RTI, HR FPU BUSY EVR, (HXOP, SHXOP, K < 8) EVR + EVIDLE VIDLE, 11302-6, FPU BUSY, RTI, HR
Similarly, in Priority mode, EV34 is forced under the same conditions	VR		
	(ESIN-B) (EN-SAD) (READ) (ENAJ-K) (FNKQ-K) (ENRX-K) (ENYZ-K) (PLUS 1) EM-Q ELS3-XJ EHX-B EM-LS3 LUFPPUB EQ-N EQAQ-N EQRX-N EQYZ-N (PCHECK) PFAIL DIE	6D4:21/248 2E11:3/93 2E19:12/162 3D8:25/64 3D8:23/64 3D8:17/64 3D8:10/64 3D24:8/109 3C14:23/167 3F19:6/91 3E14:6/87 3E19:4/91 2E7:2/32 3E1:8/83 3E1:2/83 3E1:6/83 3E1:16/83 3D15:17/112 6A6:21/214 3B33:25/44	HXOP HXOP RPT RESFL RESFL RESFL RPT, RESFL EVR, (HXOP, SHXOP, K < 8) VR, RPT, RESFL
VIDLE: The address N is transferred to the A register since the N register is required if subsequent entry is made to the hesitation sequence. VIDLE is cycled repeatedly until either the F. P. U. is free or a RTI occurs.	VR	2A17:5/7 2E17:2/94 3F8:7/64 3A16:12/8	RPT, RESFL EVR, (HXOP, SHXOP, K < 8) EVR VR, RPT, RESFL
VR A second 'READ' beat is produced when RPT initiates EVR during the first 'READ' beat. RPT is reset (by $\overline{\text{RPT}}$) at the end of the first 'READ' beat. Since LUFPPUB is conditional on RPT, this ensures that the load FPU operation is not started until the beat following the reading from store of the first (m.s.) word of the operand.	VR		
VR LUFPPUB (load upper F. P. U. buffer) produces the strobe in the F. P. U. which loads the m.s. part of the operand from the B register to the F. P. U. Input Buffer.	(PCHECK) (ECAX-K) (PLUS 1) PFAIL DIE	3D15:17/112 3E10:10/67 3D24:8/109 6A6:21/214 3B33:25/44	(VR, RPT) PGEN - RB24 PCHECK, PFAIL, INHPFL
VI LUFPPUB (load lower F. P. U. buffer) produces the strobe in the F. P. U. which loads the l.s. part of the operand from the B register to the F. P. U. input buffer and starts the F. P. U. clock.	EM-Q LUFPPUB EQAX-C CCY EOI	3C14:23/167 2E7:22/32 3E17:12/85 3F12:18/99 2A16:16/41	VW RESFL
ISSUE	1 Nov. 72		
ICL	1904A MK II 1904S, 1903T	GROUP 13 (FLOATING POINT LOAD & UNLOAD - MAIN MICROPROGRAM ONLY)	FC 37 SHEET 1 OF 2



COMMENTS	V30 SIGNAL	M.P.	CONDITIONS
V30 A reservation check is carried out on the address in N, which is the destination of the m. s. part of the double length operand to be received from the F. P. U. This address is then incremented by 1 and returned to N.	(EN-SAD) 2E11:3/93 (ENAJ-K) 3D8:25/64 (ENKQ-K) 3D8:23/64 (ENRX-K) 3D8:17/64 (ENYZ-K) 3D8:10/64 (PLUS 1) 3D24:8/109 EM-Q 3C14:23/167 EQ-N 3E1:8/83 EQAQ-N 3E1:2/83 EQRX-N 3E1:6/83 EQYZ-N 3E1:16/83 RESFL 2D7:6/32	2E11:3/93 3D8:25/64 3D8:23/64 3D8:17/64 3D8:10/64 3D24:8/109 3C14:23/167 3E1:8/83 3E1:2/83 3E1:6/83 3E1:16/83 2D7:6/32	RESFL DORLF. CPR. EXEC
V31 A reservation check is carried out on N + 1. This address is now decremented by 1, again forming N, and returned to the N register.	EV31 3B19:2/31 ENKALL Sheet 64 FLALL 2E32:6/76 EENARXL 3E33:19/102	3B19:2/31 Sheet 64 2E32:6/76 3E33:19/102	RESFL
V32 If a 131 instruction, the F. P. U. carries out its 'Floating to Fixed' conversion and on completion of this operation initiates 'FPURDY'. The instruction now re-enters the main micro-program and completes the final three beats of the sequence.	(EN-SAD) 2E11:3/93 (ENAJ-K) 3D8:25/64 (ENKQ-K) 3D8:23/64 (ENRX-K) 3D8:17/64 (ENYZ-K) 3D8:10/64 (EAAQ-L) 3F33:25/72 (EAR-L) 3F33:21/72 (EASX-L) 3F33:7/72 (EAY-L) 3F33:5/72 (EAZ-L) 3F33:3/72 (ENAAQ-L) 3C14:7/167 (ENAYZ-L) 3D31:25/73 (ENARX-L) 3D31:5/73 EM-Q 3C14:23/167 EQ-N 3E1:8/83 EQAQ-N 3E1:2/83 EQRX-N 3E1:6/83 EQYZ-N 3E1:16/83 EM-LS3 3E19:4/91 RESFL 2D7:6/32	2E11:3/93 3D8:25/64 3D8:23/64 3D8:17/64 3D8:10/64 3F33:25/72 3F33:21/72 3F33:7/72 3F33:5/72 3F33:3/72 3C14:7/167 3D31:25/73 3D31:5/73 3C14:23/167 3E1:8/83 3E1:2/83 3E1:6/83 3E1:16/83 3E19:4/91 2D7:6/32	RESFL DORLF. CPR. EXEC
VIDLE See Sheet 1.	EV32 Sheet 32 EVIDLE 3A12:2/40 ENKALL Sheet 64	Sheet 32 3A12:2/40 Sheet 64	RESFL (131 FPURDY) + (137. FPUBUSY) VIDLE
V32 The m. s. word of the double length operand is transferred from the F. P. U. to the B register.	(ENAJ-K) 3D8:25/64 (ENKQ-K) 3D8:23/64 (ENRX-K) 3D8:17/64 (ENYZ-K) 3D8:10/64 EM-Q 3C14:13/167 EQAQ-A 3E29:23/81	3D8:25/64 3D8:23/64 3D8:17/64 3D8:10/64 3C14:13/167 3E29:23/81	
VW. VI The store is addressed from the N register, the m. s. word of the double length operand is written to store, the N register's contents are incremented by 1 and the l. s. word of the operand gated from the F. P. U.	EV32 Sheet 32 EVIDLE 3A12:2/40 ENKALL Sheet 64	Sheet 32 3A12:2/40 Sheet 64	HR. RTI. [(131. FPURDY) + (137. FPUBUSY)] EVIDLE
VW. VI The store is addressed from the N register and the l. s. word of the double length operand written to store. The current instruction address is incremented, carry is cleared and, if B23 is set (indicating exponent overflow), the overflow bistable is force set.	V32 2E7:5/32 EVW 2B3:18/3 EEB-SO 2F7:17/106 ENKALL Sheet 64	2E7:5/32 2B3:18/3 2F7:17/106 Sheet 64	HXOP
	(EN-SAD) 2E11:3/93 (EB-SO) 3E21:9/75 (WRITE) 2E4:6/162 (ENAJ-K) 3D8:25/64 (ENKQ-K) 3D8:23/64 (ENRX-K) 3D8:17/64 (ENYZ-K) 3D8:10/64 (PLUS 1) 3D24:8/109 EM-Q 3C14:23/167 E1S3-XI 3F19:6/91 EM-TS3 2E19:4/91 EQ-N 3E1:8/83 EQAQ-N 3E1:2/83 EQRX-N 3E1:6/83 EQYZ-N 3E1:16/83 ULFPUB 2E7:23/32	2E11:3/93 3E21:9/75 2E4:6/162 3D8:25/64 3D8:23/64 3D8:17/64 3D8:10/64 3D24:8/109 3C14:23/167 3F19:6/91 2E19:4/91 3E1:8/83 3E1:2/83 3E1:6/83 3E1:16/83 2E7:23/32	HXOP VI
	EVW 2B3:18/3 EEB-SO 2F7:17/106 EVI 3A16:12/8	2B3:18/3 2F7:17/106 3A16:12/8	VI HXOP VI
	(EN-SAD) 2E11:3/93 (EB-SO) 3E21:9/75 (WRITE) 2E4:6/162 (FCAX-K) 3E10:10/67 EI-Q 3C14:23/167 EQAX-C 3E17:12/85 FOV 3F21:9/100 CCY 3F12:18/99 EOI 2A16:15/41	2E11:3/93 3E21:9/75 2E4:6/162 3E10:10/67 3C14:23/167 3E17:12/85 3F21:9/100 3F12:18/99 2A16:15/41	RB23



COMMENTS	VR SIGNAL	MP	CONDITIONS	
Relevant signals active in previous beat: EVR, ESIN-B (HXOP).	(EN-SAD) (ESIN-B) (READ) (PAUSE) (FK3) ELS3-XJ ELX-B EM-Q EQAZ-P CCY	2E11:3/93 6D4:21/248 2E14:12/162 2E10:6/276 3D5:22/68 3F19:6/91 3E14:6/87 3C14:23/167 3F3:18/84 3F12:18/99	HXOP HXOP	
VR: The operand n is read to B from store. The K highway is forced to 8 (FK3), and this constant is strobed to P as a loop count. The carry bistable is cleared (CCY).	EV9 GBKALL PNBAZ-K	2A4:9/12 3F6:21/61 2F17:24/94	I151-4E I150E	
V9: Operand n is gated to the mill for testing purposes. For 150E the test is for n = -1, while for the 151E the test is for n = 0. Note the mill output will be zero if n = -1 (150E) or n = 0 (151E).	V9	(PCHECK) (EBAJ-K) (EBKM-K) (EBNP-K) (EBQ-K) (EBRX-K) (EBYZ-K) (ENBAZ-K) PFALL DIE	3D15:17/112 3F7:26/62 3F7:24/62 3E7:2/62 3F7:23/62 3E7:4/62 3F7:25/62 3D9:9/112 6A6:21/214 3B33:25/44	GBKALL. PNBAZ-K PCHECK, PFALL, INHPFL
EV10	EV10	2A5:9/13	(I150E, HM=0) + (I151E, HM=0)	
GALALL ENALALL EENARXL GBKALL ENEQV EVW	3D30:3/70 3D31:7/93 3E33:19/102 3F6:21/61 3D20:17/2 2B3:18/3	EV10 EV10, I151E ENALALL EV10, I150E EV10, I150:1E (I150E, HM=0) + (I151E, HM=0)	EVW, HXOP	
EEB-SO	2F7:17/106			
V10	(EAAQ-L) (EAR-L) (EASX-L) (EAY-L) (EAZ-L) (ENAAQ-L) (ENARX-L) (ENAYZ-L) (EBAJ-K) (EBKM-K) (EBNP-K) (EBQ-K) (EBRX-K) (EBYZ-K) (ENBAZ-K) EM-Q EQ-B EQAJ-B EQKM-B EQNQ-B EQRZ-B	3F33:25/72 3F33:21/72 3F33:7/72 3F33:5/72 3F33:3/72 3C14:7/167 3D31:5/73 3D31:25/73 3F7:26/62 3F7:24/62 3F7:2/62 3F7:23/62 3E7:4/62 3F7:25/62 3E21:12/75 3C19:23/167 3D13:15/79 3D13:21/79 3D13:22/79 3D13:24/79 3D13:23/79	GALALL ENALALL/ EENARXL GBKALL	
V10: 150E: The operand n ≠ x (x in A) is forced in the mill and strobed to B. 151E: The integer -1, forced in the mill (A and A) is strobed to B. VW, V1: The content of B is written to store location N. The current instruction address is incremented (PLUS 1) and restored to C ₀₋₂₁ . VW, V1: When n = -1 (150E) or n ≠ 0 (151E) this beat is entered instead of V10, and operand n is returned to store. V11: The count in P is decremented in the mill, and the new value is tested prior to entry to the next beat. V11 is looped a total of 8 times, until the count is zero, at which stage the instruction is repeated from VR.	VW, V1	3A16:12/8	EVW, HXOP	
(EN-SAD) (EB-SO) (WRITE) (ECAX-K) (PLUS 1) ELS3-XJ EBAZ-X EM-Q EQAN-C EOI	2E11:3/93 3E21:9/75 2E14:6/162 3E10:10/67 3D24:8/109 3F19:6/91 3F25:8/90 3C14:23/167 3F17:12/85 2A16:15/41	HXOP HXOP		
VW, V1	(EN-SAD) (EB-SO) (WRITE)	2E11:3/93 3E21:9/75 2E14:6/162		
EV11 FLALL EENARXL	2A6:16/14 Page 66 2E32:6/76 3E33:19/102	FLALL		
V11	(EAAQ-L) (EAR-L) (EASX-L) (EAY-L) (EAZ-L) (ENAAQ-L) (ENARX-L) (ENAYZ-L) (EPAJ-K) (EPKQ-K) (EPKX-K) (EPYZ-K) EM-Q EQAZ-P	3F33:25/72 3F33:21/72 3F33:7/72 3F33:5/72 3F33:3/72 3C14:7/167 3D31:5/73 3D31:25/73 3E9:3/66 3E9:5/66 3F9:25/66 3F9:23/66 3C14:23/167 3F3:18/84		
E.L. EESIN-B EV11 EPKALL FLALL EENARXL	2A17:4/1 2E17:7/44 2A6:16/14 Page 66 2E32:6/76 3E33:19/102	HM=0 EVR, HXOP HM=0, HR, RTI EV11 FLALL EV11 FLALL		


ISSUE 1
Nov. 72

ICL 1904A MKII
1904S 1903T

150E, 151E INSTRUCTIONS

FC 38
SHEET 1 OF 1





COMMENTS	VIO SIGNAL	MP	CONDITIONS
The device to be read is selected by the decode of the instruction's N-field which produces ND1, ND2, ND3, ND64, ND65 or ND129. These allow the contents of one of the special registers to be read.	GO1US ETIM-L ETYP E64-L E65-L ESP129 EQAZ-A EQAJ-B EQKM-B EQNQ-B EQRX-B EQYZ-B EQ-B EN-BAD	3D19:20/162 2D16:21/60 3D16:16/ 3D10:12/77 3D10:6/77 3D10:20/77 3F29:23/81 3L13:21/79 3D13:22/79 3D13:24/79 3E1:6/83 3E1:9/83 3D13:15/79 3E28:20/108	ND1 ND2, ND3 ND64 ND65 ND129
V10: The selected special register is addressed by N and its contents read to the L highway and strobed via the mill to A and B.			
$N_{0-9}=1$ (and ND1) is active if the milltimer special register is to be read.	EV14 EF108 EVI EBAZ-X	2A7:9/18 3E11:25/114 3A16:12/8 3F25:8/90	$N_{0-9}=1$ $N_{0-9}=1$ EV14
V14: Address 260 (i.e. $256+4N$) is forced to N by gating 256 to L and 4 to K and adding these in the mill. The sum (260) is then strobed to N. Milltimer register is cleared.	V14 (FL08) (FK2) EQAQ-N EQRX-N EQYZ-N EQ-N	3D15:7/112 3D5:24/68 3E1:2/83 3E1:6/83 3E1:16/83 3E1:8/83	
VR: The store is accessed at the address in N (260) and the previous milltimer total read to B, the store location being cleared by the PAUSE part of the beat.	VR (EN-SAD) (ESIN-B) (READ) (PAUSE)	2E11:3/93 6D4:21/248 2E14:12/162 2E10:6/276	
V15: The previous and current milltimer totals are added (A → L and B → K respectively) in the mill and strobed to B.	EV16 GALA.L GBKAL.L EBKM-K	2A9:9/20 3D30:3/70 3F6:21/61 Sheet 62	
V16: Milltimer total written to X.	V16 (EAAQ-L) (EAAQ-L) (EAR-L) (EASX-L) (EAY-L) (EAZ-L) (EBAJ-K) (EBKM-K) (EBNQ-K) (EBRX-K) (EBYZ-K) EQAJ-B EQKM-B EQNQ-B EQRX-B EQ-B	3F33:25/72 3F33:23/72 3F33:21/72 3F33:7/72 3F33:5/72 3F33:3/72 3F7:26/62 3F7:24/62 Sheet 62 3E7:4/62 3F7:25/62 3D13:21/79 3D13:22/79 3D13:24/79 3D13:23/79 3D13:15/79	
VW: The new cumulative total formed in B in V16 is written to the address in N (still 260 from V14).	EVW EEB-SO	2B3:18/3 2F7:17/106	
VI: The instruction address is incremented and returned to C. Carry is cleared and during the subsequent instruction Phase, the content of the special register read in V10 is copied from B to accumulator X if the order did not specify a milltimer-read operation.	VW (EN-SAD) (EB-SO) (WRITE) EVI VI (ECAX-K) (PLUS-1) EQAX-C CCY EOI EOX-XJ	2E11:3/93 3E21:9/75 2E1:6/162 3A16:12/8 3E10:10/67 3D24:3/109 3E17:12/85 3F12:18/99 2A16:15/41 3F20:4/89	

1


2

3

4

		COMMENTS	VI	SIGNAL	M.P.	CONDITIONS
<p>Address device via BAD from N and strobe the control code (x, in B) to it.</p> <p>Increment instruction address and clear carry.</p> <p>Exit.</p>			<p>When a 171E order has been specified, VMOD of the Instruction Phase will load the content of accumulator X (x) to B (note, Q → B gating is inhibited in VMOD for a 171E order). Also active at GOOP time are 171E, GPD, EVI, GBKALL, EEBKM-K and GOIUS.</p>	<p>EN-BAD) 3E28:20/108 (EBAJ-K) 3F7:26/62 (EBKM-K) 3F7:24/62 (EBND-K) 3E7:2/62 (EBQ-K) 3F7:23/62 (EBRX-K) 3E7:4/62 (EBYZ-K) 3F7:25/62 (PHC) 2F9:6/265</p>		
			<p>VI:</p> <p>The device is addressed from N₀₋₅ and the content of accumulator X (the control code, in B from the Instruction Phase) is gated onto K. Data on K automatically appears at the BOUT gates which are opened in this case by K → BOUT. The control code is then loaded into the device's register.</p>	<p>EVI 3A16:12/8</p>		
		<p>VI:</p> <p>The instruction address (in C) is incremented and returned to C. Carry is cleared and exit is made via EOI to the next Instruction Phase.</p>	<p>VI</p>	<p>(ECAX-K) 3E10:10/67 (PLUS1) 3D24:8/109 (EQAX-C) 3E17:12/85 (EOI) 2A16:15/21</p>		
ISSUE	1 Nov. 72					
ICL	1904A MK II 1904S,1903T	171E INSTRUCTION (GOOP-EOI)	FC45	SHEET 1 OF 1		





COMMENTS	VR/V9 SIGNAL	MP	CONDITIONS
<p>VR/V9: The datum and program number are held in the store location N loaded in the previous Instruction Phase. These are read to B and the address register is incremented (PLUS 1) to N + 1.</p>	(EN-SAD)	2E11:3/93	
	(READ)	2E4:12/16	
	(ESIN-B)	6D4:21/248	
	(ENAJ-K)	3D8:25/64	
	(ENRQ-K)	3D8:23/64	
	(ENRX-K)	3D8:17/64	
	(ENYZ-K)	3D8:10/64	
	(PLUS 1)	3D24:8/109	
	EQNI \bar{P}	3D2:26/82	
	EQAQ-N	3E1:2/83	
EQIX-N	3E1:6/83		
EQYZ-N	3E1:16/83		
EQ-N	3E1:8/83		
EVR	2A17:5/7		
EV10	2B5:9/13		
EFSIN-B	2E17:2/94		
VR/V10			
<p>VR/V10: The limit and the machine modes are read from N + 1. During the store cycle, the datum read in VR/V9 is strobed to the datum register and the program number is placed in bits 6 to 9 of the C register.</p>	(EN-SAD)	2E11:3/93	
	(READ)	2E4:12/16	
(ESIN-B)	6D4:21/248		
(PCHECK)	3D15:17/112		
EQ-D	3D28:26/108		
EV11	2A6:16/14		
V11			
<p>V11: The limit read in VR/V10 is transferred from B to the limit register and the machine modes are loaded into bits 0 to 5 of the G register.</p>	EDFG	3F16:8/86	
	EQ-L	3F16:22/86	
EV12	3B11:10/15	1172EK (Hrv, ENHNEH)	
EV1	3A16:12/8	1173E	
GDLR	3D32:25/75	EV1 12	
V12			
<p>V12: The 172E order continues at V12. In this beat, D + 9 is formed in N (D + 13 if the floating point unit is fitted) and the EXEC bistable is reset. A paging reservation failure check is carried out and if this occurs, entry is made to V21 of the interrupt sequence.</p>	(ED-L.1)	3E21:15/75	CPR
	(ED-L.2)	3E21:22/75	
	(PLUS 1)	3D24:8/109	
	(FK2)	3D5:21/68	FPU
	(FK3)	3D5:22/68	
	EQNI \bar{P}	3D2:26/82	
	EQAQ-N	3E1:2/83	
	EQIX-N	3E1:6/83	
	EQYZ-N	3E1:16/83	
	EQ-N	3E1:8/83	
RESFL	2D5:6/32	DOIRL	
EVR	2A17:5/7		
EV13	2A18:5/16	FPU	
EV15	2A8:9/19	FPU	
EFSIN-B	2E17:2/94		
ENKALL	Sheet 61		
V1			
<p>The sequence now divides, taking one of two branches dependent upon whether or not the hardware floating point unit (FPU) option is fitted.</p>	(LCAN-K)	3E10:10/67	
	(PLUS 1)	3D24:8/109	
	EQAX-C	3E17:12/85	
	EOI	2A16:13/41	


Read the content of D + 13 and decrement address to D + 8

Read D + 12 and form D + 9 in register N. Load lower FPU buffer from content of D + 13 read in VR/V13.

Read content of D + 9 to B and decrement N address to D + 8. Load upper FPU buffer from data read in VR/V14.

Read instruction address (in D + 8) to B and decrement N address to D + 7. Set 25 mode and load LS3 register from mill.

Datumise instruction address and strobe to C.



VR/V13: The content of the store address held in N (D + 13 formed in V12) is read to B. This data is in fact, the required content of the l.s. FPU buffer, N is decremented (by NSUB) to D + 12.

VR/V14: The content of D + 12 (the required content of the m.s. FPU buffer) is read to B. During the store cycle, the l.s. FPU buffer is loaded from the data in B (from VR/V13).

VR/V15: The content of D + 9 is read from store. This word contains the ZS and A bistable modes. The address is then decremented to D + 8. During the store cycle, the m.s. FPU buffer is loaded from the content of B (loaded in VR/V14).

VR/V16: The store is accessed at D + 8 to read out the instruction address. N is again decremented to give D + 7. During the store cycle, the ZS bistable is set (or reset) according to bit 20 of the word read to B in VR/V15. N is also gated via the mill back to N. This means that the l.s. 3 bits of the mill will contain the constant 7. These bits are copied into the LS3 register, forcing it to 7 to provide the count for VR/V19 (sheet 3).

V17: The instruction address read in VR/V16 is datumised and strobed to C.

COMMENTS

VR/V13 SIGNAL	M.P.	CONDITIONS
(EN-SAD) (READ) (ESIN-B) NSUB	2E11: 3/93 2E 4:12/16 6D 4:21/248 3F18:21/80	
EVR EV14 GDLA	2A17: 5/7 2A 7: 9/18 3F31:18/74	
VR/V14		
(EN-SAD) (READ) (ESIN-B) (PCHECK) NSUB LLFPUB FK3 (PLUS1) EQAX-N EQRX-N EQYZ-N EQ-N (ED-L:1) (ED-L:2)	2E11:3/93 2E 4:12/16 6D 4:21/248 3D28:26/108 3F18:21/80 2E 7:22/32 3D 5:22/68 3D24: 8/109 3E 1: 2/83 3E 1: 6/83 3E 1:16/83 3E 1: 8/83 3E21:25/75 3E21:22/75	CPR & EXEC
EVR EV15 ENKALL		
VR/V15		
(EN-SAD) (READ) (ESIN-B) (PCHECK) NSUB LUF PUB	2E11: 3/93 2E 4:12/16 6D 4:21/248 3D28:26/108 3F18:21/80 2E 7: 2/32	
EV16 EVR EESIN-B ENKALL EENKQ-K	2A 9/ 9/20 2A17: 5/7 2E17: 2/94 Sheet 64 Sheet 64	
VR/V16		
(EN-SAD) (READ) (ESIN-B) (PCHECK) NSUB EM-LS3 (ENAJ-K) (ENKQ-K) (ENRX-K) (ENYK-K) EQAX-N EQRX-N EQYZ-N EQ-N	2E11:3/93 2E4:12/16 6D4:21/248 3D28:26/108 3F18:21/80 3E19:4/91 3F7:24/62 3D8:23/64 3D8:17/64 3D8:10/64 3E1:2/83 3E1:6/83 3E1:16/83 3E1:8/83	
EV17 GDLA GKALL EBKQ-K	2A10:3/21 3F31:18/74 3F6:21/61 Sheet 62	
V17		
(ENAJ-K) (EBKQ-K) (EBNP-K) (EBQ-K) (EBLX-K) (EBYZ-K) (ED-L:1) (ED-L:2) EQCALL EQAX-C EQZ-C	3F7:26/62 3F7:24/62 3F7:2/62 3F7:23/162 3E7:4/62 3F7:25/62 3E21:25/75 3E21:22/75 3F17:2/85 3E17:12/85 3E17:16/85	
EVR EV19 ENKALL EENKQ-K	2A17:5/7 2A11:9/24 Sheet 64 Sheet 64	


ISSUE 1 Nov.72

ICL

1904 A MKII
1904S, 1903T

172E & 173E INSTRUCTIONS (VR/V13-V17)

FC 46
SHEET 2 OF 3




1

2

3

4




COMMENTS	V1 SIGNAL	M. P	CONDITIONS
Also active at entry will be I174E, EXEC, EVI.	(ECAX-K) (PLUS 1) CCY EIX-B	3E10:10/67 3D24:8/109 3F12:18/99 3E14:6/87	
V1: The instruction address is incremented and returned to C. Accumulator X holds the control code character (bits 0-5) which is gated to B.	EV27 GBKALL EBKMK-K EAND	3B18:12/29 3F6:21/61 Sheet 62 2D18:25/95	
V27 (& RPT): The peripheral is addressed from N (loaded during the Instruction Phase) and the control code in B is strobed to it over the BOUT highway. The beat is 'stretched' to 1.2µs to allow time for the peripheral response to be received. This response is then formed to all character positions of A and the RPT bistable is set. AND is set to prevent the control code being OR'ed with the response onto the M highway - as L is all zeroes, the mill output will be all zeroes with AND active.	V27 EN-BAD (EBAJ-K) (EBKM-K) (EBNP-K) (EBQ-K) (EBRX-K) (EBY-K) (EBZ-K) EBIN-M (AND) EMFAN (RPT) EQAZ-A NR74v27	3E28:20/108 3F7:26/62 3F7:24/62 3E7:2/62 3F7:23/62 3E7:4/62 Sheet 62 Sheet 62 3E25:6/90 3E21:6/75 3F28:17/107 3C28:23/149 3F29:23/81 3D3:16/48	RPT & V27
V27 (& RPT): V27 is repeated to hold the control code on BOUT for a further 1.2µs and the T pulse (PHT) is sent to the peripheral.	FV27 EV28 GALALL EFASX-L	3B18:12/29 2B12:20/30 3D30:3/70 Sheet 72	NR74v27 V27&RPT EV28
V28: The response received from the peripheral in V27 is gated to a selected character position of B. This will be the 1.s. position (NCH - 3,) set in the Instruction Phase unless the order has been modified in which case the character position will be determined by the top two bits of the modifier. The word containing this response character is written to accumulator X in the subsequent Instruction Phase.	V28 (EAAQ-L) (EAAQ-L*) (EAR-L) (EASX-L) (EAY-L) (EAZ-L) EQ-BJ) EOI	3F33:25/72 3F33:23/72 3F33:21/72 3F33:7/72 3F33:5/72 3F33:3/72 3E18:11/80 2A16:15/41	



		COMMENTS	VI SIGNAL	MP	CONDITIONS
		Also active at entry are I177E, GPD, EV1 and GALALL.	(EAAQ-L) (EAAQ-L*) (EAR-L) (EASX-L) (EAY-L) (EAZ-L) EQNIP EQAQ-N EQRX-N EQYZ-N EQ-N CCY	3F33:25/72 3F33:23/72 3F33:21/72 3F33:7/72 3F33:5/72 3F33:3/72 3D2:26/82 3E1:2/83 3E1:6/83 3E1:16/83 3E1:8/83 3F12:18/99	
<p>Transfer x to register N and clear carry.</p> <div style="text-align: center;"> </div>		<p>VI: The content of A (x, loaded in the Instruction Phase) is gated to the N register and carry is cleared.</p>	VI		
<p>Increment instruction address and strobe to C. Force carry if datum or limit failure occurs.</p>		<p>VI: The content of N (x, from V1) is placed on the SAD highway and a reservation check made. If reservation failure occurs (DORLF) carry is forced set. The instruction address is incremented and the new address returned to C.</p>	(EN-SAD) (ECAX-K) (PLUS1) (EQAX-C) FCY EOI	2F11:3/93 3E10:10/67 3D24:8/109 3E17:12/85 3F15:17/106 2A16:15/41	DORLF
<p>Exit.</p>		<p>Exit is then made to the Instruction Phase.</p>			
ISSUE	1 Nov. 72				
ICL	1904A MKII 1904S,1903T	177E INSTRUCTION (GOOP-EOI)	FC 51	SHEET 1 OF 1	






COMMENTS	V33 SIGNAL	M.P.	CONDITIONS
There are 7 entry points to the Interrupt Sequence: Reservation failure: RESFL CREST sequence: CREST (from VFC12) Illegal order: ILLEG (GOOP & ASTAT & J117 & EXEC) 172E sequence: I172E Extracode: EXCD Monitoring: MON (PM) Peripheral interrupt: (PHINT (PM))	(EC-SAD) (EN-SAD) (WHITE) (EB-SO) RESFL	3C14:8/167 2E11:3/93 2E4:6/162 3E21:9/75 2D7:6/32	(EC-SAD) (EN-SAD) DORLF & CPR & EXEC
V34: An EXCD interrupt requires the transfer of the N address to A to be written to store (or to an accumulator) in V11.	ECAX-K ECY-K ECZ-K ENAJ-K ENKQ-K ENRX-K ENYZ-K EQA-Z-A (FLG4)	3E10:10/67 3F10:25/67 3F10:19/67 3D8:25/64 3D8:23/64 3D8:17/64 3D8:10/64 3F29:23/81 2C8:24/156	EC-SAD EN-SAD
V33: If entry was due to RESFL, the failed address is transferred to A from either C or N.	EVR10 EV34 EV35 GDIA EESIN-B	3A14:22/39 2B12:3/30 2B21:12/34 3F31:18/74 2E17:2/94	MOVE MVSUM EV36 EVR10
VR10/V34: The instruction address (dumped in location 10 on entry to the 116/126 (MOVE) order) is retrieved and strobed to B.	V34		
V35: This beat is entered if the RESFL occurs in the loop of a 127 order. The current instruction address is then in P and is transferred to C to be incremented in V12. If the interrupted was a 116/1267, the same action occurs with the exception that the address is held in B rather than in P.	(FSAD)10 FRCE1 FRCE3 (READ) (ESIN-B) RESFL ENAJ-K ENKQ-K ENRX-K ENYZ-K EQA-Z-A	2F10:9/112 2F3:3/115 2F3:6/115 2E4:12/162 6D4:21/248 2D7:6/32 3D8:25/64 3D8:23/64 3D8:17/64 3D8:10/64 3F29:23/81	I116, I126 DORLF & CPR & EXEC EXCD
	EV35 GBKALL	2B21:12/34 3F6:21/61	MOVE
V36 & PM: The datum for the interrupted program is transferred to N and the LS3 register is loaded from the mill. The accumulator address highway (XJ) is cleared and thus X0 is read to B. A 177 function is forced (F177F) to clean the function register and FLG4 is reset. INT is then set to indicate that the interrupt sequence proper is underway.	V35 (EBAJ-K) (EBKM-K) (EBNP-K) (EBQ-K) (EBRX-K) (EBYZ-K) EQCALL EQAX-C EQZ-C (EPAJ-K) (EPKQ-K) (EPRX-K) (EPYZ-K) (PCHECK)	3F7:26/62 3F7:24/62 3E7:2/62 3F7:23/62 3E7:4/62 3F7:25/62 3F17:3/78 3E17:12/86 3E17:16/86 3E9:3/66 3E9:5/66 3F9:25/66 3F9:23/66 3D15:17/112	MOVE I127
	EV36 GDIA	3A22:18/35 3F31:18/74	
VW/V9: The instruction address (dumped in location 10 on entry to the 116/126 (MOVE) order) is retrieved and strobed to B.	(ED-L:1) (ED-L:2) EQNP EQAQ-N EQRX-N EQYZ-N EQ-N F177F (INT) EM-LS3 F164F GOOP	3E21:25/75 3E21:22/75 3D2:26/82 3E1:2/83 3E1:7/83 3E1:16/83 3E1:8/83 3D14:25/104 2C27:33/147 3E19:3/91 3D17:16/22 2B13:20/9	CPR & EXEC PM PM
	EVW EV9 ENKALL EEM-SO	2B3:16/3 2A4:9/12 3E8:7/61 2F7:17/106	PM

ISSUE 1 Nov. 72


ICL 1904A MK II 1904S,1903T

INTERRUPT SEQUENCE (ENTRY - V36)

FC52 SHEET 1 OF 4



COMMENTS	V9/VW SIGNAL	MP	CONDITIONS	
V9/VW: The accumulators 0 to 7 are dumped to store locations D to D + 7. LS3 is incremented for each cycle and a hesitation break-point is provided. When LS3=7 (i. e. all the accumulators have been dumped) V10 is entered.	(EN-SAD) (WRITE) (EB-SO) RESFL	2E11:3/93 2E4:6/162 2E21:9/75 2D7:6/32	DORLF & CPR & EXEC	
	(ENAJ-K) (ENKQ-K) (ENRX-K) (ENYZ-K) (PLUS 1) EQNIP EQAQ-N EQRX-N EQYZ-N EQ-N EM-LS3 EBX*-B ELS3-XJ	3D8:25/64 3D8:23/64 3D8:17/64 3D8:10/64 3D24:8/109 3D2:20/82 3E1:2/83 3E1:7/83 3E1:10/83 3E1:8/83 2E19:3/91 3F18:18/80 3F19:6/91		
	EVW EV9 EV10 GALALL	2B3:18/3 2A4:9/12 2A5:9/13 3D30:3/70	HR & LS3 = 7 LS3 = 7	
	V10			
	(EAAQ-L) (EAAQ-L*) (EAR-L) (EASX-L) (EAY-L) (EAZ-L) EQAJ-B EQKM-B EQNQ-B EQRZ-B EQ-B	3F33:23/72 3D33:23/72 3F33:21/72 3F33:7/72 3F33:5/72 3F33:3/72 3D13:21/79 3D13:22/79 3D13:24/79 3D13:23/79 3D13:15/79		
	EV11 GDIA FKALL PNBAZ-K GBKALL EED-SO	2A6:16/11 3F31:18/74 5A6:9/60 2F17:24/94 3F6:21/61 2F7:17/106	ILLRV64 EXCD64 CPR & RESFL	
	V11			
	(FSAD19) (WRITE) (EB-SO) (ED-L1) (ED-L2) EQAQ-A ELS3-XJ EMAZ-N* (PLUS 1) (EBAJ-K) (EBKM-K) (EBNP-K) (EBQ-K) (EBRX-K) (EBYZ-K) (ENBAZ-K)	2F32:1/115 2E4:6/162 2E21:9/75 3E21:25/75 3E21:22/75 3F29:23/81 3F19:6/91 3F2:6/90 3D24:8/109 3F7:26/62 3F7:24/62 3E7:2/62 3F7:23/62 3E7:1/62 3F7:25/62 3D3:9/112	CPR & RESFL ASTAT & FKALL ILLRV64 EXCD64	
	V12			
	(ECAX-K) (ECY-K) (ECZ-K) (ENARX-L) (SC22) EQAQ-B EQKM-B EQNQ-B EQRZ-B EQ-B (PLUS 1)	3E10:10/67 3F10:25/67 3F10:19/67 3D31:5/73 3D3:22/112 3D13:21/79 3D13:22/79 3D13:21/79 3D13:23/79 3D13:15/79 3D24:8/109		
EV13 EVW EED-SO ENKALL	2A18:5/16 2B3:18/3 2F7:17/106 3F8:7/61			
V25				
(EN-SAD) (READ) (PAUSE)	2E11:3/93 2E4:12/162 2E19:7/143			
EV14	2A7:9/18			
V13/VW				
(EN-SAD) (WRITE) (EB-SO) RESFL	2E11:3/93 2E4:6/162 2E21:9/75 2D7:6/32	DORLF & CPR & EXEC		
(ENAJ-K) (ENQ-K) (ENRX-K) (ENYZ-K) (PLUS 1) EQAQ-N EQRX-N EQYZ-N EQ-N	3D8:25/64 3D8:23/64 3D8:17/64 3D8:10/64 3D24:8/109 3E1:2/83 3E1:7/83 3E1:10/83 3E1:8/83			
EV25 EEN-SAD	3B19:21/29 /93			



Copy ZS and ASTAT states onto Q highway.

Write ZS and ASTAT states to D+9 and from D+12 in N.


Load floating-point unit upper buffer to B.

Write upper buffer content to D+12 and from D+13 in N. Read lower FPU buffer to B.


Write lower FPU buffer to D+13.

Copy instruction address into C.


COMMENTS	V14 SIGNAL	M.P.	CONDITIONS
V14: The state of the ZS bistable is copied into M20 and, if entry to the sequence was of the MON or ILLEG type, the state of the A bistable (ASTAT) is copied to Q21. The Q highway is then loaded to register B.	EZSQ20 EAS-Q21 EXEC EQA-J-B EQKM-B EQNQ-B EQHZ-B EQ-B	2E 7:11/32 2F 2:15/42 2C 1:25/44 3D13:21/79 3D13:22/79 3D13:24/79 3D13:23/79 3D13:15/79	MON64 ILLEG64
V15: B (containing the ASTAT and/or ZS states) is written to D+9. The address D+9 is incremented by 3 to give D+12.	EV15 GNKIP ENKALL EEB-SO EENKQ-K	2A 8: 9/19 3D 9:10/63 3F 8: 7/64 2F 7:17/06 Page 64	
V16: If the FPU facility is fitted, its upper buffer is loaded to B.	(EN-SAD) (WRITE) (EB-SO) RESFL (ENAJ-K) (ENKQ-K) (ENRX-K) (ENYZ-K) (FKI) (PLUS1) EQ-N (EQNP)	2E11: 3/93 2E 4: 6/62 3E21: 9/25 2D 7: 6/32 3D 8:25/64 3D 8:23/64 3D 8:17/64 3D 8:10/64 3D 5: 8/68 3D24: 8/09 3E 1: 8/83 3D 2:26/82	DORLF & QR4 EXEC.
V17/VW: The content of the FPU upper buffer is written from B to D+12. D+13 is formed in N (D+13 & PLUS1). The lower FPU buffer is strobed to B for V18/VW.	EV16 EV19 EVIDLE EV20 EVR EV21 EPKALL EEC-SAD	2A 9: 9/20 2A11: 9/24 3A12: 2/40 3B13:18/25 2A17: 5/7 3B14:26/26 Page 66 2F 6:18/92	FPU & HR & FPUBUSY EXCD64 & FPU & 1023L See Comments FPU & EXCD64 & 1023L FPU & EXCD64 EV19 EV20
V18/VW: The content of the lower FPU buffer is written from B to D+13.	V16 UUFPUB EV17 EVW GNKIP ENKALL EENKQ-K EEB-SO	2F 7: 7/32 2A10:3/21 2B 3:18/3 3D 9:10/63 3F 8: 7/64 Page 61 2F 7:17/06	
V19: This beat is entered if EXCD & 1023L are set. The instruction address (in P from the Instruction Phase) is then copied to register C.	V18/VW (EN-SAD) (WRITE) (EB-SO) RESFL (ENAJ-K) (ENKQ-K) (ENRX-K) (ENYZ-K) (PLUS1) EQAQ-N EQHX-N EQYZ-N EQ-N ULFPUB EV18 EVW EEB-SO	2E11: 3/93 2E 4: 6/62 3E21: 9/75 2D 7: 6/32 3D 8:25/64 3D 8:23/64 3D 8:17/64 3D 8:10/64 3D24: 8/09 3E 1: 2/83 3E 1: 7/83 3E 1:16/83 3E 1: 8/83 2E 7: 7/32 3B12:22/23 2B 3:18/3 2F 7:17/06	DORLF & CPR & EXEC 1023L & EXCD64 EXCD64 & 1023L EXCD64 EV19 EV20
	V19 (EPAJ-K) (EPKQ-K) (EPRX-K) (EPYZ-K) EQCALL EQAX-C EQ7-C EV20 EV17 EV18 EV19 EESIN-B	3E 9: 3/66 3E 9: 5/66 3F 9:25/66 3F 9:23/66 3F17: 2/85 3E17:12/85 3E17:16/85 3B13:18/25 2A17: 5/7 2F 6:18/92 2E17: 2/94	




COMMENTS	V20/VR SIGNAL	M.P.	CONDITIONS
	(EC-SAD) (READ) (ESIN-B) (FK1) EM-LS3 EQAQ-N EQRX-N EQYZ-N EQ-N	3C14:8/107 2E4:12/102 6D4:21/248 3D5:8/08 3E19:3/91 3E1:2/83 3E1:7/83 3E1:16/83 3E1:8/83	
V20: The address loaded in V19 is read to obtain the instruction from store and N and LS3 are forced to 2.	EV21	3B14:26/26	
	V22		
V22: If the sequence is entered from a 172E order (with a paging failure), the datum for the failed address is transferred to B and a 177 function is forced to test the datum.	EQAJ-B EQKM-B EQNQ-B EQRZ-B EQ-1 F177F	3D13:21/79 3D13:22/79 3D13:24/79 3D13:23/79 3D13:15/79 3D14:25/104	
	EV23 EEB-SO	2A13:8/9 2F7:17/106	
	V23		
V23/VW: The datum is written to store address 19.	(FSAD19) (WRITE) (EB-SO) RESF L	Page 115 2E4:6/162 3 E21:9/75 2D7:6/32	DORLF & CPR & EXEC
	EV21	3B14:26/26	
	V21		
V21: The EXCD instruction is written to accumulator 2 (LS3 forced to 2 in V20) and the Executive entry address is formed in C. This is 16 for involuntary entries and 32 for voluntary entries. SHLINT (shift left n → Q) is active to give 32.	(FK4) EQCALL EQAX-C EQZ-C (PLUS 1) ELSS-XJ	3D5:26/172 3F17:12/75 3E17:12/75 3E17:16/75 3D24:8/109 3F19:6/91	INT FLG1 & CHMVI06 EXCD
The A and ZS bistables are now reset as in the mode-field of the G register (by RESETEG).	EBAZ-X RESETEG (SHLINT) (PCHECK) EOI	3F25:8/90 3F16:13/80 2D3:21/48 3D15:17/112 2A16:15/41	EXCD 1172E
The sequence exits at EOI.			




COMMENTS	VH1 SIGNAL	MP	CONDITIONS
A hesitation request (HR) will be allowed when HESBKPT is active. EIHES will also be active if the break-point is of the end of order type.	(FSAD9) FRCE0 (EB-SO) (WRITE) RESFL (ENAJ-K) (ENKQ-K) (ENRX-K) (ENYZ-K) (EQAJ-B) (EQKM-B) (EQNQ-B) EQRZ-B EQ-B	2F10:6/112 2F3:8/115 2F3:6/115 3E21:9/75 2E4:6/162 2D7:6/32 3D8:25/64 3D8:23/64 3D8:17/64 3D8:10/64 3D13:21/79 3D13:22/79 3D13:24/79 3D13:23/74 3D13:15/79	DORLF & CPR & EXEC
VH1: Type 3 hesitations require dumping of the B register to store; for other types it is dumped to an accumulator (in VH2).	EEB-SO EVW10 EVH2 GHESPR	2F7:17/106 3A18:10/38 2C14:13/45 2E1:9/140	HES3 EVH2
VH2 & VW10: For type 3 hesitations, the N register is written to store (VW10). VH2 gates B to an accumulator for other types of hesitation as described above, the selection of X or X + 1 being decided as follows: B → X if: ENDHES & EO1 & (CG00 _V CG10 _V I02N3:6 _V IH0:2 _V I170: 4E _V I12N356) _V (I114:5 & V15). B → X + 1 if: ENDIHES & EO1 & (I040:3 _V I111:3 _V I114:5).	(FSAD10) FRCE3 FRCE1 (EB-SO) (WRITE) (EBAZ-X) (EBAZ-X*) EESIN-B EVH3 EVH4 EVH23	2F10:9/112 2F3:6/115 2F3:3/115 3E21:9/75 2E4:6/162 3F25:8/90 3F25:6/90 2F17:2/94 2A1:25/45 2C9:4/42 2D9:22/42	HES3 DORLF & CPR & EXEC See Comments PHMCMIX TWCR & PHMCMIX TWCR
PHMCMIX is active when the hesitation request is from a multichannel device.	VH3 (PHNO) STR510 EESIN-B EVH4	2F9:8/265 5A1:6/269 2E17:2/94 2C9:4/42	
VH3: In this case, a request is sent to the device for the 'address' of the requesting mechanism. The reply to this request is gated into the control word address register in the Distributor Plane by STR510.	V4 (ECW-SAD) (READ) (PAUSE) (ESIN-B) GHKALL EVH5 EVH38	2F3:25/115 2E4:12/162 2E10:7/143 6D4:21/248 3F6:21/61 3B32:17/59 3B32:4/59	PHTH PHTH
VH4: The style and count are read from store. This information is contained in the first control word.	VH5 (EBAJ-K) (EBKM-K) (EBNP-K) (EBQ-K) (EBRX-K) (EBYZ-K) EQAJ-B EQKM-B EQNQ-B EQRZ-B EQ-B (EAAQ L) (EAAQ L*) (ENAAQ-L) (SC15) (OUT) (DW1) (WORD) (MCHAN) (RCHG) (SC) WDFWD CHP WDIN	3F7:26/62 3F7:24/62 3E7:2/62 3F7:23/62 3E7:4/62 3F7:35/62 3D13:21/79 3D13:22/79 3D13:24/79 3D13:23/79 3D13:15/79 3F13:25/72 3F33:23/72 3C14:7/167 3D15:6/112 3C17:6/266 2C15:9/266 3C17:12/266 3C17:27/266 3C17:22/266 3C14:11/167 2E15:19/141 2E15:15/141 2D11:24/142	S register bits WORD & FWD WORD & FWD WORD & OUT
VH38: For milltimer requests the content of the timer register is gated to Register B.	VH5 WDOUT (BSTOP) (PCHECK)	2F16:16/60 2C5:22/157 3D15:17/112	WORD & OUT M0014ZR
VH5: For all other requests one is subtracted from the count field and the style register is loaded. If the count equals zero, BSTOP is set for use in VH12 (q.v).	EEB-SO EVH6 VH38 ETIM-L (EBAJ-K) (EBKM-K) (EBNP-K) (EBQ-K) (EBRX-K) EQHIP EQAJ-B EQKM-B EQNQ-B EQRZ-B	2F7:17/106 3H32:10/59 2D16:31/60 3F7:26/62 3F7:24/62 3E7:2/62 3F7:23/62 3E7:4/62 2D17:7/78 3D13:21/79 3D13:22/79 3D13:24/79 3D13:23/79	




COMMENTS	VH6		
	SIGNAL	M.P.	
	(ECW-SAD) (EB-SO) (WRITE)	2F3:25/115 2E21:9/75 2E4:6/162	
	EESIN-B EVH7	2E17:2/94 3A32:9/59	PHTH
	VH7		
	(ECW-SAD) ERCE0 (ESIN-B) (READ) (PAUSE)	2F3:25/115 2F3:8/115 6D4:21/248 2E4:12/162 2E10:7/143	INHPAUS
	FLAX EENARX-L GBKALL ESC22	3D29:25/113 3E33:9/102 3F6:21/61 3E4:25/98	WORD & BWD
	VH8		
PHTH is active for a millimeter hesitation request (from the Data Flow plane) if no peripheral hesitation requests are waiting.	(EBAJ-K) (EBKM-K) (EBNP-K) (EBQ-K) (EBRX-K) (EBYZ-K) EQBIP EQAJ-B EQKM-B EQNQ-B EQRZ-B EQ-B (SC22) (PLUS 1) (EAC) (ENAAQ-L) (ENARX-L) (EAAQ-L*) (EASX-L) (EAR-L) (PCHECK)	3F7:26/62 3F7:24/62 3E7:2/62 3F7:23/62 3E7:4/62 3F7:25/62 2D17:7/78 3D13:21/79 3D13:22/79 3D13:24/79 3D13:23/79 3D13:15/79 3D3:22/112 3D24:8/109 3D13:16/79 3C14:7/167 3D31:5/73 3F33:25/72 3F33:23/72 3F33:7/72 3F33:21/72 3D15:17/112	WDFWD CHF WORD & BWD
	WORD and BWD are activated by style register bits 21 and 22 respectively.		
	VH8		
VH8 & VH9: The address field of the second half of the control word must be updated for possible use in the next cycle of the Slow Hesitation sequence. The original address is needed for the present cycle however and so the updated address is decremented by one for use later in this sequence.	FLAX EENARX-L FLALL EESIN-B GBKALL ESC22	3D29:25/113 3E33:9/102 3F32:18/76 2F7:17/106 3F6:21/61 3E4:25/98	BWD BWD WORD & BWD
	VH9		
	ERCE0 (ECW-SAD) (EB-SO) WRITE RESF1 (ENAAQ-L) (ENARX-L) (ENAYZ-L) (ENARX-L) (EAAQ-L) (EAAQ-L*) (EAR-L)	2F3:8/115 2F3:25/115 2E21:9/75 2E4:6/162 2D7:6/32 3C14:7/167 3D31:5/73 3D31:25/73 3D31:5/73 3F33:25/72 3F33:23/72 3F33:21/72	DORILE & CPR & EXEC BWD WDFWD
	(EAY-L) (EAZ-L) (EASX-L) (EBAJ-K) (EBKM-K) (EBNP-K) (EBQ-K) (EBRX-K) (EBYZ-K) (SC22) (PLUS 1) (EAC) (EQAQ-N) EQRX-N EQYZ-N EQ-N	3F33:5/72 2F33:3/72 3F33:7/72 3F7:26/62 3F7:24/62 3E7:2/62 3F7:23/62 3E7:4/62 3F7:25/62 3D3:22/112 3D24:8/109 3D13:16/79 3E1:2/63 3E1:7/63 3E1:16/83 3E1:8/83	WDFWD WDFWD WDFWD CHF
	EESIN-B EVH25 EVH11 EVH12 LV10	2E17:2/94 3A34:4/59 2B14:6/44 2B14:25/44 2A7:5/13	PHTYH PHMCMIX & PHTYH & WDN PHMCMIX & Wdn PHMCMIX



COMMENTS	VH11 SIGNAL	TIME P.	CONDITIONS
VH12: For an inwards word transfer (WDIN), the word is transferred to B one character at a time, the count being updated by 1 for each loop. When the count equals 3, the complete word is written to store (VH13).	(EN-SAD) (ESIN-B) (READ)	2E11:3/93 6D4:21/248 2E4:12/162	WORD & OUT & INIT PAUS
	(PAUSE)	2E10:7/143	
VH11: For any other type of transfer, the transferring word is read from store to B. The store cycle is a read for character or outward transfer, and a read/pause for an inward or word transfer.	EVH12 EEBJ-K	2H14:26/106 3D7:17/71	OUT
	VH12		
VH12: For an inwards character transfer, the character is read from the BIN highway to one character position of the word accessed in VH11. L is set if BSTOP & SG & RCHG.	(PCHECK) EBIN-M EQ-BJ EMFAN CTNJUP (TPRIME) (PHL)	3D15:7/112 3E25:6/90 3E18:11/80 3E28:17/107 3D14:6/104 2F9:23/265 2F9:4/265	OUT WORD & OUT WORD SG & BSTOP & RCHG WORD & OUT OUT
	HESXRDS (EBJ-K)	2D9:3/42 3E21:17/75	
If an outwards character transfer is to occur, the character is placed at the entry to the BOUT highway (on K) ready for transfer at the exit strobe.	EEB-SO GOIUS EVH12 EVH21	2F7:17/106 3D19:20/162 2H14:25/44 2C11:17/43	EVH13 NJ = 3 & WORD WDOUT & BSTOP
	EVH10 EVH13 EVH14	3A14:22/39 3B32:24/59 2A20:7/10	EVH21 & HR & HES WDOUT HESX & RDS & BSTOP
An outwards word transfer is accomplished by four cycles similar to that for an outwards character transfer, but the character count must be updated by 1 for each loop until Nj = 3.	VH13		
	(EN-SAD) (EB-SO) (WRITE) HESXRDS	2E11:3/93 2E21:9/75 2E1:6/162 2D9:3/42	
VH12: For an inwards character transfer, the character is read from the BIN highway to one character position of the word accessed in VH11. L is set if BSTOP & SG & RCHG.	EESIN-B EVH14 EVH21	2E17:2/94 3A20:7/10 2C11:17/43	EVH14 SG, RCHG SG & RCHG
	VH14		
If an outwards character transfer is to occur, the character is placed at the entry to the BOUT highway (on K) ready for transfer at the exit strobe.	(ECW-SAD) FRCE0 FRCE1 (READ) (EBJ-K) (ESIN-B)	2E3:25/115 2E3:8/115 2E3:3/115 2E4:12/162 3E21:17/75 6D4:21/248	(RCHG & SG) (SG & RCHG)
	EQNIP GBKALL EEB-SO	3D2:26/82 3F6:21/61 2F7:17/106	SG RCHG & SG
VH13: Returns the transferring word to store.			
VH14: Reads the control word from store. If scatter-gather and recharge are required, Z + 3 is read.			



COMMENTS	VH5 SIGNAL	M.P.	CONDITIONS
VH15: For SG, the third control word holds a link address and must be transferred to N. For RCHG, the first control word is recharged from a copy of itself held in Z + 3.	(PCHECK)	3D15:7/112	} SG
	(EN-SAD)	2E11:2/93	
	FRCE0	2F3:8/115	} SG
	(READ)	2E4:12/162	
	(CB-SO)		
	(EBAJ-K)	3F7:26/62	
	(EBKM-K)	3F7:24/62	
	(EBNP-K)	3E7:2/62	
	(EBQ-K)	3F7:23/62	
	(EBRX-K)	3E7:4/62	
(EBYZ-K)	3F7:25/62		
EQAQ-N	3E1:2/83		
EQRX-N	3E1:7/83		
EQYZ-N	6D6:26/83		
EQ-N	3E1:8/83		
EESIN-B	2E17:2/94		
GKNIP	3D9:10/63		
ENKALL	3F8:7/64		
VH16			
VH16: For SG, the address accessed in VH15 is entered and this address updated by 1. For RCHG the copy of the second control word held in Z + 2 is read to B.	(PCHECK)	3D16:7/112	} SG
	(ECW-SAD)	2F3:35/115	
	FRCE1	2F3:3/115	} DORLF & CPR & EXEC
	(ESIN-B)	6D4:21/248	
	(READ)	2E4:12/162	
	RESPL	2D7:6/32	
	(EN-SAD)	2E11:3/93	
	(ENAJ-K)	3D8:25/64	
	(ENKQ-K)	3D8:23/64	
	(ENRX-K)	3D8:17/64	
(ENYZ-K)	3D8:10/64		
PLUS 1	3D24:8/109		
EQNP	3D2:26/82		
EQAQ-N	3E1:2/83		
EQRX-N	3E1:7/83		
EQYZ-N	6D6:26/83		
EQ-N	3E1:8/83		
EEB-SO	2F7:17/106		
VH17			
VH17: The content of B is written to Z. For SG this will be the word read in VH16 and for RCHG it will be the copy of the second control word. Thus at this beat (for RCHG), both the control words have been recharged from their copies held in Z + 2 and Z + 3.	(PCHECK)	3D15:7/112	} SG
	(ECW-SAD)	2F3:35/115	
	(EB-SO)	3E21:9/75	} SG
	(WRITE)	2E4:6/162	
	EVH21	2C11:17/43	
	EVH10	3A14:22/39	
	EESIN-B	2E17:2/94	
	EVH18		
	(EN-SAD)	2E11:3/93	
	(ESIN-B)	6D4:21/248	
(READ)	2E4:12/162		
GKNIP	3D9:10/63		
ENKALL	3F8:7/64		
VH18			
VH18: (SG only) the store is accessed at the address in N and the word read to B.	(PCHECK)	3D15:7/112	} SG
	(ECW-SAD)	2F3:35/115	
	(EB-SO)	3E21:9/75	
	(WRITE)	2E4:6/162	
	EVH21	2C11:17/43	
	EVH10	3A14:22/39	
	EESIN-B	2E17:2/94	
	EVH18		
	(EN-SAD)	2E11:3/93	
	(ESIN-B)	6D4:21/248	
(READ)	2E4:12/162		
GKNIP	3D9:10/63		
ENKALL	3F8:7/64		
VH19			
VH19: This word is written to Z + 1 and the address updated by 1.	(PCHECK)	3D15:7/112	} SG
	(ECW-SAD)	2F3:35/115	
	(EB-SO)	3E21:9/75	
	FRCE0	2F3:8/115	
	FRCE1	2F3:3/115	
	(READ)	2E4:12/162	
	(ENAJ-K)	3D8:25/64	
	(ENKQ-K)	3D8:23/64	
	(ENRX-K)	3D8:17/64	
	(ENYZ-K)	3D8:10/64	
EQBIP	2D17:7/78		
EQAJ-B	3D13:21/79		
EQKM-B	3D13:22/79		
EQNQ-B	3D13:24/79		
EQRZ-B	3D13:23/79		
EQ-B	3D13:15/79		
(PLUS 1)	3D24:8/109		



VH20: Is the final beat of the scatter-gather sequence.


VH21: The B and N registers are reloaded from a copy of their content at the time of entry to the hesitation sequence. The hesitation priority-race bistables are set by GHESPR.

VH22: For certain orders, B is written to store (rather than an accumulator) at the time of the hesitation and this is re-loaded in VH22.

HES: If another hesitation request is outstanding, the sequence is re-entered at VH3. Otherwise exit occurs and the bistable ENHES is set.


VH20 SIGNAL	M.P.	CONDITIONS
VH20 (ECW-SAD) FRCE0 FRCE1 (EB-SO) (WRITE)	2F3:25/115 2F3:8/115 2F3:3/115 3E2:9/75 2E4:6/162	
GALALL EVH21 EVR10 EESIN-B	3D30:3/70 2C11:17/43 3A14:22/39 2E17:2/94	EVH21 & HES2 RESFL EVH21 & HR & HES3 EVH21 & 1023 EVH21
VH21 (FSAD10) FRCE1 FRCE3 (VR10) (ESIN-B) (READ) (EPAJ-K) (EPKQ-K) (EPRX-K) (EPYZ-K) (EAAQ-L) (EAAQ-L*) (EASX-L) (EAR-L) (EAY-L) (EAZ-L) FHX-B FHX-B EQMIP EQAQ-N EQRX-N EQYZ-N EQ-N	2F10:9/112 2F3:3/115 2F3:6/115 3A27:12/51 6D4:21/148 2E4:12/162 3E9:3/66 3E9:5/66 3F9:25/66 3F9:23/66 3F33:25/72 3F33:23/72 3F33:7/72 3F33:21/72 3F33:5/72 3F33:3/72 3F14:18/87 3F18:18/80 3D2:26/82 3E1:2/83 3E1:7/83 3E1:16/83 3E1:8/83	HES3 & HR 1023 HES2 1047 HES2 1023, HES2
VH21 GHESPR	2E1:9/140	1023, HES21
GBKALL EVH22 ENDHES	3F6:21/61 3A32:4/59 2C13:25/46	EVH22 VR10 VR10 & HES
VH22 (PCHECK) (FSAD9) FRCE3 FRCE0 (ESIN-B) (READ) EQMIP EQAQ-N EQRX-N EQYZ-N EQ-N (EBAJ-K) (EBKM-K) (EBNP-K) (EBQ-K) (EBRX-K) (EBYZ-K) GHESPR	3D15:17/112 2F10:6/112 2F3:6/115 2F3:8/115 6D4:21/248 2E4:12/162 3D2:26/82 3E1:2/83 3E1:7/83 3E1:16/83 3E1:8/83 3F7:26/62 3F7:24/62 3F7:2/62 3F7:23/62 3E7:4/62 3F7:25/62 2F1:8/140	
EVH3 ENDHES	2A1:25/45 2C13:25/46	HES & TWC HR





COMMENTS	V10 SIGNAL	M.P.	CONDITIONS
Relevant signals active in previous beat: EV10, EESIN-B, ENKALL.	V10		
	(FSAD 262) (ESIN-B) (READ) (ENAJ-K) (ENKQ-K) (ENRX-K) (ENYZ-K) EM-Q ERX-XJ EBAZ-X EQAZ-A	2F10:15/112 6D4:21/248 2E4:12/162 3D8:25/64 3D8:23/64 3D8:17/64 3D8:10/64 3C14:23/167 3F20:4/R 3F25:8/90 3F28:23/81	CG006 1070:1
	EV11 GBKALL	2A6:16/14 3F6:21/61	
	V11		
V10: (1) The updated operand x, in B, is returned to accumulator X. (1) & (2) The address in store, into which the store address of the successful jump instruction is to be stored, is read to B from absolute store location 262. The branch address (in register N from the jump instruction) is transferred to register A, leaving register N available for subsequent operations.	(PCHECK) (EBAJ-K) (EBKM-K) (EBNP-K) (EBQ-K) (EBRX-K) (EBYZ-K) PFAIL DIE EM-Q EQNP EQ-N EQAQ-N EQRX-N EQQZ-N	3D15:17/112 3F7:26/62 3F7:24/62 3E7:2/62 3F7:23/62 3E7:4/62 3F7:25/62 6A6:21/214 3B33:25/44 3C14:23/107 3D2:26/82 3E1:8/83 3E1:2/83 3E1:7/83 3E1:16/83	PGEN = RB24 PFAIL, PCHECK INHPFL
	EV12	3B11:10/15	
	V12		
V11: The destination address (in B, from 262) is transferred to N.	(ECAX-K) (ECY-K) (ECZ-K) EM-Q EQ-B EQAJ-B EQKM-B EQNQ-B EQRZ-B	3E10:10/67 3F10:25/67 3F10:19/67 3C14:23/167 3D13:15/79 3D13:21/79 3D13:22/79 3D13:24/79 3D13:23/79	
	EV13	2A18:5/16 2F7:17/106 3F8:7/64 3A6:24/17	
	V13		
V12: The address of the jump instruction (in C) is transferred to B.	(EN-SAD) (EB-SO) (WRITE) (ENAJ-K) (ENKQ-K) (ENRX-K) (ENYZ-K) (PLUS 1) (SC08) EM-Q EQ-B EQAQ-N EQKM-B EQRZ-B	2E11:3/93 3E21:9/75 2E4:6/162 3D8:25/64 3D8:23/64 3D8:17/64 3D8:10/64 3D24:8/109 2F10:22/112 3C14:23/167 3D13:15/79 3D13:21/79 3D13:22/79 3D13:23/79	
V13: The jump instruction address is written to store at the destination address N. The destination address is incremented in the mill (PLUS 1) and restored to register N so as to be available for monitoring of the next successful jump.	EV14 EEB-SO GALALL	2A7:9/18 2F7:17/106 3D30:3/70	
	V14		
V14: The updated destination address is written to 262, and the branch address (in A from V10) is restored to register N	(FSAD 262) (EB SO) (WRITE) (EAAQ-L) (EAR-L) (EASX-L) (EAY-L) (EAZ-L) EM-Q EQ-N EQAQ-N EQRX-N EQQZ-N	2F10:15/112 3E21:9/75 2E4:6/162 3F33:25/72 3F33:21/72 3F33:7/72 3F33:5/72 3F33:3/72 3C14:23/167 3E1:8/83 3E1:2/83 3E1:7/83 3E1:16/83	
	EV8	3A21:12/11	






COMMENTS	VQM SIGNAL	MP	CONDITIONS
Relevant signals active in previous beat: MAN, INS, EVQM if HR R71 INTR 1117 1023 GDLA if INS GCKALL if INS ENFQV if INS	GXPM 2D16:7/80 F177F 3D14:25/104 ERX-XJ 3F20:4/89 EBAZ-X 3F25:8/93 EBAZ-X* 3F25:8/90 EHS1-K 6D4:16/248 EHS2-K 2C2:9/141 EM-Q 3C14:23/167 EQ-BIP 2D17:7/78 EQ-B 3D13:15/79 EQAJ-B 3D13:21/79 EQKM-B 3D13:22/79 EQNQ-B 3D13:24/79 EQRZ-B 3D13:23/79 (ECAX-K) 3E10:10/67 (ECY-K) 3F10:25/67 (ECZ-K) 3F10:19/67 (ED-L:1) 3E21:25/75 (ED-L:2) 3E21:22/75 (NEQV) 3E21:12/75 EM-LS3 3E19:3/91	MAN INS EBAZ-X* EBAZ-X MAN MAN	
VQM: Prime F Register (MAN only) Prime F Register with *177 (Insert only). *177 effectively overwrites any previous instruction code. VDEC is not produced in INSERT. Thus, F177 is not decoded and therefore not acted upon in INSERT. Address acc. from X Register and write B to X if required. Note that EBAZ - X or EBAZ - X* is made if previous instruction requires this action. The conditions for the production of these signals are decoded from the relevant instructions and appear on logic diagram WGH08/0095.	EV9 2A4:9/12 GBKALL 3F6:21/61 EVDEC 3A11:12/2	INS MAN	
If MAN: a) Load instruction set up on handkeys to K highway. b) Load X, F and M registers. c) VDEC in the Instruction Phase (FC. 1) is entered on completion of VQM.	V9		
If INSERT: C to K Datum to L Instr. Addr. ≠ Datum The difference between the absolute address (in C) and Datum is the Relative Addr. which we wish to check for <8> in the next beat.	(EBAJ-K) 3F7:26/62 (EBKM-K) 3F7:24/62 (EBNP-K) 3E7:2/62 (EBQ-K) 3F7:23/62 (EBRX-K) 3E7:4/62 (EBYZ-K) 3F7:25/62 K < 8 6A16:20/179 SHXOP 2E17:21/94 (HXOP) 3C26:23/160		If addr. < 8 INS SHXOP. K < 8
V0 is entered on completion of VQM. V9: K < 8 generated in data flow if instr. address < 8. HXOP = Accumulator operation.	EV10 2A5:9/13	INS	
V10: Both (1) and (2) load the instruction set up on h/keys to the B Register. (1) Initiates signals for accumulator operation. (2) Initiates signals for store operation.	V10		
VI/VW: (1) Accumulator addressed from LS3 reg. and B → X. (2) Store addressed from C Register and B written to store.	(EHS1:K*) 2E2:6/141 (EHS2:K) 2E2:9/141 EM-Q 3C14:23/167 EQ-BIP 2D17:7/78 EQ-B 3D13:15/79 EQAJ-B 3D13:27/79 EQKM-B 3D13:22/79 EQNQ-B 3D13:24/79 EQRZ-B 3D13:23/79	INS INS	
Instruction address (in C reg.) incremented in mill and returned to C.	EVW 3B3:16/3 EVI 3A16:12/13 EEC-SAD 2F6:18/92 EEB-SO 2F7:17/106	INS INS INS, HXOP HXOP	
	VI/VW		
	EC-SAD 3E10:9/167 EB-SO 3E21:9/76 WI C5D1:21/285 LR C5D1:22/285 ELS3-XJ 3F19:6/91 EHAZ-X 3F25:8/90 (ECAX-K) 3E10:10/67 (PLUS 1) 3D24:8/109 EM-Q 3C14:23/167 EQAX-C 3E17:12/85 EOI 2A16:15/41	HXOP HXOP RESFL	

1


2

3

4



COMMENTS	VH23 SIGNAL	MP	CONDITIONS
VH23: The m. s. half of the control word is read from store to B.	(ECW-SAD) 2F3:25/115 FRCE0 2F3:8/115 (ESIN-B) 6D4:21/248 (READ) 2E4:12/162 RESFL 2D7:6/32	2F3:25/115 2F3:8/115 6D4:21/248 2E4:12/162 2D7:6/32	DORLF & EXEC & CPR
VH25: Data read for outward. Data dest. access for inward word containing the *77 or *76/*32 is made available in B. Entry will be made to VH31 if the transfer is outwards (i. e. IN). DELTA is set for an inwards transfer (if not already set).	GBKALL.	3F6:21/61	
VH24: The address parts of the control word are transferred to Register N.	(PCHECK) 3D15:17/112 EQNP 3D2:26/82 EQAQ-N 3E1:2/83 EQRX-N 3E1:7/83 EQYZ-N 3F1:16/83 EQ-N 3F1:8/83 EBAJ-K 3F7:26/62 EBKM-K 3F7:24/62 EBNP-K 3E7:2/62 EBQ-K 3F7:25/62 EBRX-K 3E7:4/62 EPY2-K 3F3:25/62	3D15:17/112 3D2:26/82 3E1:2/83 3E1:7/83 3F1:16/83 3F1:8/83 3F7:26/62 3F7:24/62 3E7:2/62 3F7:25/62 3E7:4/62 3F3:25/62	
VH27: The carriage return code is written into the destination word.	EVH27 2A1:13/75		
VH29: Bits 1 to 5 of K are forced to all 1's to give *76. This is then fanned to all character positions of B.	EMFAN 3F28:17/107 EQ-BJ 3E18:9/80 EQ-B 3E13:15/79 BOUT-TY (DELTA) 2D8:7/252 EEB-SO 2F7:17/106	3F28:17/107 3E18:9/80 3E13:15/79 2D8:7/252 2F7:17/106	TYES & PIC TYOUT
VH30: *76 is written to store.	(EN-SAD) 2E11:3/93 (EB-SO) 3E21:9/75 (WRITE) 2E4:6/162	2E11:3/93 3E21:9/75 2E4:6/162	CR
VH28: Exit will occur after VH28 via VH21 of the SHC sequence.	EBJ-K 3E21:17/75 HESXUDS 2D9:3/42 EVH21 2C11:17/43 EVR10 3A14:22/39	3E21:17/75 2D9:3/42 2C11:17/43 3A14:22/39	BSTOP EVH21 & HES3 & HR
	(EN-SAD) 2E11:3/93 (ESIN-B) 6D4:21/248 (READ) 2E4:12/162 (PAUSE) 2E10:7/173 RESFL 2D7:6/32	2E11:3/93 6D4:21/248 2E4:12/162 2E10:7/173 2D7:6/32	OUT DORLF & EXEC & CPR
	EVH27 2A1:13/75 EVH25 3C14:15/167 EVH31 3A33:21/59 FLALL 3F32:18/96 EENARX L 3D7:17/71 EEDJ-K 3D20:17/107 ENEQV 3D7:17/71 3D20:17/107	2A1:13/75 3C14:15/167 3A33:21/59 3F32:18/96 3D7:17/71 3D20:17/107	OUT & DELTA OUT & DELTA OUT EVH31
	(FK1) 3D5:8/68 (FK2) 3D5:24/68 (FK3) 3D5:22/68 (FK4) 3D5:26/69 (FK5) 3D5:4/69	3D5:8/68 3D5:24/68 3D5:22/68 3D5:26/69 3D5:4/69	
	EMFAN 3F28:17/107 EQ-BJ 3E18:19/80 EQ-B 3D13:15/79 (PCHECK) 3D15:17/112 EEB-SO 2F7:7/106	3F28:17/107 3E18:19/80 3D13:15/79 3D15:17/112 2F7:7/106	
	(EN-SAD) 3E11:3/93 (WRITE) 2E7:6/162 (EB-SO) 3E21:9/75 RESFL 2D9:6/32	3E11:3/93 2E7:6/162 3E21:9/75 2D9:6/32	DORLF & EXEC & CPR
	HESXUDS 2D9:3/42 EVH21 2C11:17/43 EVR10 3A14:22/39 FLALL 3F32:18/96	2D9:3/42 2C11:17/43 3A14:22/39 3F32:18/96	BSTOP EVH21 & HES3 & HR




COMMENTS	VH31 SIGNAL	M.P.	CONDITIONS
VH31: A test is made for *76 and *77 (NEWLINE code).	(EBJ-K) (EAAQ-L) (EAAQ-L*) (EAR-L) (EASX-L) (EAY-L) (EAZ-L) (ENAAQ-L) (ENARX-L) (ENAYZ-L) (NEQV) (EQ-N) (EQAQ-N) (EQRX-N)	3E21:17/75 3F23:25/72 3F33:23/72 3F33:21/72 3F23:7/72 3F33:5/72 3F33:3/72 3C14:7/167 3D31:5/73 3D31:25/73 3E21:12/75 3E1:8/83 3E1:2/83 3E1:7/83	
	FLALL EENARX-L ENEQV EEB1-K	3F32:18/76 3E33:20/102 3D20:17/107 3D7:17/71	
VH32: A test is made for *74 and *75 (alpha or beta shift code) and, if detected, exit is made via VH34 and VH21 of the SIC	(EBJ-K) (ENAAQ-L) (ENARX-L) (ENAYZ-L) (EAAQ-L*) (EAR-L) (EASX-L) (EAY-L) (EAZ-L) (FK1) (NEQV) (EQ-N) (EQAQ-N) (EQRX-N)	3E21:17/75 3C14:7/167 3D31:5/73 3D31:25/73 3F33:23/72 3F33:21/72 3F33:7/72 3F33:5/72 3F33:3/72 3D5:8/68 3E21:12/72 3E1:8/83 3E1:2/83 3E1:7/83	
VH33: DELTA is set to indicate that the following character is in delta shift code. SHIFT is also set to prevent printing action.	EVH33 EVH34 EVH35	3A33:8/59 3B33:13/44 3A32:21/59	N0 - 5 = 1 N0 - 5 = 1 & N0 - 5 = 0 N0 - 5 = 0
VH34: SHIFT is set to prevent printing of the alpha or beta shift codes.	TYK15 (SHIFT) (DELTA)	2E8:5/252 2E8:20/252 2E8:13/252	
VH35: N is forced to 24 preparatory to the formation of *32 in VH36.	EVH21 EVR10	2C11:17/43 3A14:22/39	BSTOP EVH21 & HES3 & HR
VH36: SHIFT is made active to ensure that there is no typewriter printing action at this stage.	(SHIFT)	2E8:20/252	
VH37: (from VH36) BOUT-TY gates DELTA and *32 (on the BOUT highway) to set NL (newline), and also results the HR bistable. *32 (L.S. 6 bits of K) is attached to the 6-bit control buffer register of the typewriter which can then proceed with the carriage return/new line operation. The sequence exits via VH21 of the SIC sequence as both SG and RCHG bits will be zero.	EVH37 EVH21 EVR10	2B1:12/50 2C11:17/43 3A14:22/39	N0 - 5 = 0 & N0 - 5 = 1 BSTOP EVH21 & HES3 & HR
VH37: (from VH34) as above but for *32 read "character read from typewriter".	EVH37 EEBJ-K	2B1:12/50 3D7:17/71	
	(EBJ-K) BOUT-TY	3E21:17/75 2D8:7/252	TYES & PHC
	EVH21 EVR10	2C11:17/43 3A14:22/39	BSTOP EVH21 & HES3 & HR

		COMMENTS	VRESET SIGNAL	MP	CONDITIONS
			Various bistables are reset in this beat - see Comments.		
			(FRZ)	2E10:12/143	

			VFC1		
			(FK4) (EXEC) EQCALL EQAX-C EQZ-C	3D5:26/69 2C1:23/144 3A17:2/85 3E17:12/85 3E17:16/85	PM
		<p>Operation of the FREEZE key generates KFRZ, setting the FRZ bistable. Various registers and bistables in the system are reset and an entry is made to Executive at store location 16. The activity in the machine is as follows:</p> <p>VRESET:</p> <p>RESETS: EXEC, RTINT, EIHS, I117L, I023L, INT, HES, PM, INTMOVE, RP1, ASTAT, FLG1, FLG2, FLG3, FLG4, ZS, ZSINT, BSTOP, DUMMYOV, HXIN, HXOP, FORCRT1, RTI bistables; data flow registers P, D and G; I174PAC, MILLRDY and real time clock; store control bistables, SHC, C, L, No, T, A and B bistables and SR64/65; PIF control and status bistables; typewriter control bistables.</p> <p>VFC1: At the start of this beat the machine clock is restarted. EXEC is set and entry made to Executive at address 16.</p> <p>The FREEZE sequence is used where it is required to place the machine in a suitable condition for restarting after a fault has been detected.</p>			
<p>General machine reset</p> <pre> graph TD FRZ((FRZ)) --- VRESET[VRESET] VRESET --- VFC1[VFC1 LI] VFC1 --- EOI((EOI)) </pre> <p>Entry to Executive</p>					
ISSUE	1 Nov. 72				
ICL	1904A MKII 1904S,1903T	FREEZE SEQUENCE	FC 58	SHEET 1 OF 1	





COMMENTS

VFC5: *20 (=16) is formed in Register B by forcing the K highway (bit 4) to 1. This will form in B the first store address for the incoming bootstrap. Bits 0-14 of B are cleared.

VFC6: The address (16) formed in VFC5 is written to $256 + 4N + 1$ and the constant 31 (*37) is formed in B. This is the START code for the input peripheral.


VFC7: The control word from the handkeys is again strobed to Register N, giving the peripheral address 'N' in the l.s. 6 bits of that register.

VFC8: The input device is addressed via the BAD lines from Register N, raising the peripheral's A line, and the C line is raised. This means that information on the Do lines will be treated as a control code rather than data.


VFC10: The B Register is cleared as the peripheral will have responded to the control code by this time. If the device has not generated an interrupt by this time, VFC10 and VFC11 are cycled to form a waiting loop. Entry is made to VFC12 when the device interrupts.

VFC11: An entry to Register N now requires and the EXB0 hardware is set to accomplish this. CRST is raised and INT is set. The sequence then enters the interrupt sequence of V21 (FC52).

VFC5 SIGNAL	M.P.	CONDITIONS
(FK4)	3D5:26/69	
EQHP	2D17:7/78	
EQAJ-B	3D13:21/79	
EQKM-B	3D13:22/79	
EQNQ-B	3D13:24/79	
EQRZ-B	3D13:23/79	
EQ-B	3D13:15/79	
EEH-SO	2F7:17/106	
FLALL	3F32:18/76	
EEARX-L	3E33:20/102	
VFC6		
(EH-SO)	3E21:9/75	
(WRITE)	2E4:8/162	
(FK5)	3D6:4/69	
(EAAQ-L)	3F33:25/72	
(EAAQ-L*)	3F33:23/72	
(EAR-L)	3F33:21/72	
(EASX-L)	3F33:7/72	
(EAY-L)	3F33:5/72	
(EAZ-L)	3F33:3/72	
(ENAAQ-L)	3C14:7/167	
(ENALX-L)	3D31:5/73	
(ENAYZ-L)	3D31:25/73	
EQBIP	2D17:7/78	
EQAJ-B	3D31:21/79	
EQKM-B	3D13:22/79	
EQNQ-B	3D13:24/79	
EQRZ-B	3D13:23/79	
EQ-B	3D13:15/79	
GEKALL	3F6:21/61	
VFC7		
EQNIP	3D2:26/82	
EQAQ-N	3E1:2/83	
EQRX-N	3E1:7/83	
EQ-N	2E1:8/83	
GBKALL	3F6:21/61	
EVFC8		
GODELAY		
GOST2	3D21:21/163	
GDLA	3F31:18/74	
VFC8		
EN-BAD	3E28:20/108	
(PIC)	2F9:6/265	
(PHI)	2F9:2/265	
(EBAJ-K)	3E7:26/62	
(EBKM-K)	3E21:15/62	
(EBNP-K)	3F17:24/62	
(EBQ-K)	3E7:23/62	
(EBRX-K)	3E7:4/62	
(EBYZ-K)	3E7:25/62	
EVFC10		
GOTUS	2H:13/59	
3D19:24/162		
VFC		
EVFC11		
VFC11		
EQHP	2D17:7/78	
EQAJ-B	3D13:21/79	
EQKM-B	3D13:22/79	
EQNQ-B	3D13:24/79	
EQRZ-B	3D13:23/79	
EQ-B	3D13:15/79	
EVFC12	3D23:8/77	
VFC12		
(FPC)	2C1:23/141	PM
(INT)	3C27:22/147	
(V21)	3D14:26/26	








SIGNAL	COMMENTS	SIGNAL	M.P.	ED. REF. WCH03FN
PAPT	Priorities are strobed at PATP locations on the chart to allow time sharing to take place between peripherals and between data buffers.	PARSMIX	1C21:9	25 Q1
PARSMIX	The R line of the priority peripheral is active and the R stat. is set. STEP 1 is entered.	PAIFS	1A17:15	2 VN
STEP 1	Load control word 1 (CW1).	PACWL	1D13:16	10 IF
PAIFS	IFS stat. set. Allows entry to STEP 2.	PAK23	1A16:20	84 VP
STEP 2	Load control word 0.	PACT	1D12:16	10 VF
PACWL	CWL stat. set - allows entry to STEP 3.	PAPT	1D11:16	10 IP
PAK23	Style bit 23 = 1. Outward transfer.	PACWR	1A21:16	120 TP
PACT	Permits transfer of the next word.	PACT	1D12:12	10 TD
STEP 3	Read data from store into data buffer. Update CW1.	PAPT	1D11:12	10 GN
PAIFS	IFS stat. set. Allows entry to STEP 4.	PACWL	1D13:12	10 GD
STEP 4	Update CW0.			
PAPT	The peripheral has not terminated the transfer as sufficient repetitions of the data block have not yet been made.			
PAPT	Peripheral terminates. Enter STEP 7.			
PACT	When the CT stat. is in the unset state at the end of a STEP 3, 4 sequence, the sequence is re-entered because a complete block has not yet been transferred to the peripheral, but when the stat. unsets at the end of a STEP 9, 10 sequence, entry to the STEP 3, 4 sequence is made to initiate a repeat transfer of the previous block.			
PACT	Count terminates. End of block. Enter CWR routine.			
PACWR	Style bit 19 = 0. Transfer not CWR mode.			
PACWR	Style bit 19 = 1. Transfer is CWR mode. Enables entry to STEP 9.			
STEP 9	CW1 is replaced by CW3.			
PAIFS	IFS stat. set. Allows entry to STEP 10.			
STEP 10	CW0 is replaced by CW2.			
PACT	CT stat. unset. Allows entry to STEP 3. Repeat the block transfer.			
STEP 7	Unload CW1.			
PACWL	CWL stat. unset. Allows entry to STEP 8.			
STEP 8	Unload CW0.			
PAPT	PT stat. unset.) Allows entry to STEP 1			
PACT	CT stat. unset.) for next block transfer.			





ISSUE 1 Nov. 72

ICL

1904 A/S
1903T

P.A.C. INWARD/OUTWARD TRANSFER
WITH G.R.S.W.

FC202

1


2

3

4

LOAD CONTROL WORDS (FC205)

UNLOAD CONTROL WORDS (FC208)



SIGNAL	COMMENTS	SIGNAL	M.P.	E.D. REF WGHO3 FN
PATP	Priorities are strobed at PATP locations to allow time sharing to take place.	PATP	1B20:25	13 OT
PARSMIX	Priority peripheral has raised its R line. Allows entry to STEP 1	PARSMIX	1C21: 9	25 QI
STEP 1	Load Control word 1 (CW1)	PA1FS	1A17:15	2 VN
PA1FS	1FS stat set. Allows entry to STEP 2	PACWL	1D13:16	10 IP
STEP 2	Load control word 0 (CW0)	PAK23	1A16:20	84 VP
PACWL	CWL stat set. Allows entry to STEP 3.	PACT	1D12:16	10 VF
PAK23	Style bit 23 = 1 Outward Transfer. Permits transfer of next word	PAPT	1D11:16	10 IP
PACT		PAGRSW	1B21:16	120 IF
STEP 3	Read data from store into data buffer. Update CW1	PACWR	1A21:16	120 IP
PA1FS	1FS stat set. Allows entry to STEP 4	PASEQ	1A17: 6	2 OU
STEP 4	Update CW0.	PA2FS	1A17: 7	2 NR
PAPT	Peripheral has not terminated. Continue the transfer.	PACT	1D12:12	10 TD
PAPT	Peripheral has terminated. The transfer is completed. Enter STEP 7.	PACWL	1D13:12	10 GD
PACT	The count has not terminated. Enter STEP 3 and transfer the next data word.	PAPT	1D11:12	10 GN
PACT	The count has terminated. Continue transfer according to the state of style bit 19 (PAQ19) of the current control word CW0 as follows			
PAQ19 (PACWR)	1) If PAQ19 = 0 More data is required to complete a block Continue the transfer in GRSW mode.			
PAQ18 (PAGRSW)	2) If PAQ19 = 1 Recharge the control words and repeat the block transfer to the peripheral.			
	Bit 18 = 1. Enables entry to STEPS 11 to 16.			
STEP 11	Address store at location $256 + 4N + 3$ (CW3) and transfers word to CW1 buffer			
STEP 11a	Address store at location $256 + 4N + 2$ (CW2) and transfers word to CW1 buffer			
PACWL	Control words unloaded. Allows entry to STEP 12 or 12a			
STEP 12	Address store from CW1. Read R + 2 into data buffer. Update CW1 to give address of R + 3.			
STEP 12a	Address store from CW1 Read R into data buffer. Update CW1 to give address of R + 1.			
PASEQ	SEQ stat set allows entry to STEP 13 or 13a			
STEP 13	Transfer item R + 2 from data buffer to CW0 buffer			
STEP 13a	Transfer item R from data buffer to CW0 buffer			
PA1FS	1FS Stat set. Allows entry into STEP 14 or 14a			
STEP 14	Address store from CW1. Read item R + 3 to data buffer. Update CW1 to give address of item R + 4. Unset 1FS stat.			
STEP 14a	Address store from CW1. Read item R + 1 to data buffer. Update CW1 to give address of R + 2. Unset 1FS stat.			
PA2FS	2FS stat set. Allows entry to STEP 15 or 15a			
STEP 15	Address store from R-encode and write address of R + 4 in location $256 + 4N + 3$ (CW3)			
STEP 15a	Address store from R-encode and write address of R + 2 in location $256 + 4N + 3$ (CW3)			
PA1FS	1FS stat set. Allows entry to STEP 16 or 16a			
STEP 16	Transfer item R + 3 from data buffer to CW1 buffer.			
STEP 16a	Transfer item R + 1 from data buffer to CW1 buffer.			
PACWL	Control words loaded - allows entry to STEP 3.			
STEP 7	Unload CW1			
PACWL	CWL stat unset. Allows entry to STEP 8			
STEP 8	Unload CW0			
PAPT	PT stat unset) Allows entry to STEP 1			
PACT	CT stat unset) for next block transfer.			

ISSUE 1 Nov. 72


ICL

1904 A/S
1903T

P.A.C. G.R.S.W. WITH CWR.

FC203





ISSUE 1 Nov. 72

ICL

1904 A/S
1903 T

P.A.C. INWARD/OUTWARD TRANSFER-HIGH
SPEED PERIPHERAL

FC204



		FUNCTION	SIGNAL	COMMENTS	STEP 1 SIGNAL	M P	ED REF WGHO3FN				
STEP 1	<p style="text-align: center;">PASP1</p> <p style="text-align: center;">↓</p> <div style="border: 1px solid black; padding: 5px; margin: 5px auto; width: 80%;"> <p style="text-align: center;">CW1</p> <p style="text-align: center;">CW1 → STO</p> <p style="text-align: center;">READ</p> <p style="text-align: center;">RCR → STO</p> <p style="text-align: center;">STO → SIN</p> <p style="text-align: center;">CLOCK</p> <p style="text-align: center;">SIN → DB</p> <p style="text-align: center;">DB → PASO</p> <p style="text-align: center;">PASO → Q</p> <p style="text-align: center;">Q → CW1</p> <p style="text-align: center;">CW1 → K</p> </div> <p style="text-align: center;">SET IFS</p> <p style="text-align: center;">↓</p> <p style="text-align: center;">PASP2</p> <p style="text-align: center;">↓</p> <div style="border: 1px solid black; padding: 5px; margin: 5px auto; width: 80%;"> <p style="text-align: center;">CW0</p> <p style="text-align: center;">CW0 → STO</p> <p style="text-align: center;">READ</p> <p style="text-align: center;">RCR → STO</p> <p style="text-align: center;">STO → SIN</p> <p style="text-align: center;">CLOCK</p> <p style="text-align: center;">SIN → DB</p> <p style="text-align: center;">DB → PASO</p> <p style="text-align: center;">PASO → Q</p> <p style="text-align: center;">Q → CW0</p> <p style="text-align: center;">CW0 → K</p> </div> <p style="text-align: center;">SET CWL PRIORITIES</p>	STEP 1	PASP1	STEP 1 is active. CW1 is to be read from store and loaded into the CW buffer.	STEP 1 enabling signals						
			CW1	PARE00	Inserts a 1-bit in the 1 s. bit position of the encoder address. Enables the encoder to produce store address $256 + 4N + 1$, i.e. CW1.	PACWL PARSMIN PAIFS PACT PAPT	1D13:12 1C21:9 1A17:13 1D12:12 1D11:12	10 GD 25 Q1 2 UN 10 TD 10 GN			
			CW1 → STO	PACW-SAD	Encoder addresses store on the SAD highway.						
			READ	PARD	Initiates a store access request by setting the RCR stat.						
			RCR → STO	PARCR	To store. Requests store access.						
			STO → SIN	PADA	Signal from store to indicate that control word CW1 is available on the SIN highway.	Enter STEP 1					
			CLOCK	PADA	Starts the clock pulses.						
			SIN → DB	PADA	Initiates the GSIN signal which gates CW1 into the data buffer (e.g. PA0GSIN for data buffer 0).	PASP1 PARE00 PACW-SAD PARD PARCR PADA PAK-SO	1A16:24 1B16:8 1B17:6 1C17:10 1B19:22/24 1C19:11 1B17:10	1 FA 1 QT 2 GL 2 OE 11 WQ 12 EA 2 EI			
			DB → PASO	PAK-SO	Enables the GSO signal (e.g. PA0GSIN) which transfers CW1 from the data buffer to the PASO highway for parity checking and for transfer to the Q highway.	PASO-Q PAQ-CW1 PACW1-K	1B17:4 1C17:3 1B17:15	2 PJ 2 HB 2 WM			
			PASO → Q	PASO-Q	Transfers CW1 from the PASO highway to the Q highway.						
			Q → CW1	PAQ-CW1	Transfers CW1 from the Q highway to the control word buffer.						
			CW1 → K	PACW1-K	Transfers CW1 to the K highway for display only.						
			SET IFS	PASP1	IFS stat. set. STEP 1 ends, STEP 2 commences.	STEP 2					
		STEP 2	<p style="text-align: center;">SET IFS</p> <p style="text-align: center;">↓</p> <p style="text-align: center;">PASP2</p> <p style="text-align: center;">↓</p> <div style="border: 1px solid black; padding: 5px; margin: 5px auto; width: 80%;"> <p style="text-align: center;">CW0</p> <p style="text-align: center;">CW0 → STO</p> <p style="text-align: center;">READ</p> <p style="text-align: center;">RCR → STO</p> <p style="text-align: center;">STO → SIN</p> <p style="text-align: center;">CLOCK</p> <p style="text-align: center;">SIN → DB</p> <p style="text-align: center;">DB → PASO</p> <p style="text-align: center;">PASO → Q</p> <p style="text-align: center;">Q → CW0</p> <p style="text-align: center;">CW0 → K</p> </div> <p style="text-align: center;">SET CWL PRIORITIES</p>	STEP 2	PASP2	STEP 2 is active. CW0 is to be read from store and loaded into the CW0 buffer.	STEP 2 enabling signals				
					CW0	PARE00	Inhibits the 1-bit in the 1 s. bit position of the encoder address. The encoder now produces store address $256 + 4N + 0$, i.e. CW0.	PACWL PARSMIN PAIFS PACT PAPT	1D13:12 1C21:9 1A17:13 1D12:12 1D11:12	10 GD 25 Q1 2 VN 10 TD 10 GN	
					CW0 → STO	PACW-SAD	Encoder addresses store on the SAD highway.				
					READ	PARD	Initiates request for a store access by setting the RCR stat.	Enter STEP 2			
					RCR → STO	PARCR	To store. Requests store access.				
	STO → SIN			PADA	Signal from store to indicate that control word CW0 is available on the SIN highway.	PASP2 PARE00 PACW-SAD PARD PARCR PADA PAK-SO	1B16:4 1B16:8 1B17:6 1C17:10 1B19:22/24 1C19:11 1B17:10	1 FC 1 QT 2 GL 2 OE 11 WQ 12 FA 2 EI			
	CLOCK			PADA	Starts the clock pulses.						
	SIN → DB			PADA	Initiates the GSIN signal (e.g. PA0GSIN) which transfers CW0 into the data buffer.	PASO-Q PAQ-CW0 PACW0-K	1B17:4 1C17:3 1B17:19	2 PJ 2 HB 2 VL			
	DB → PASO			PAK-SO	Enables the GSO signal (e.g. PA0GSO) which transfers CW0 from the data buffer to the PASO highway for parity checking and for transfer to the Q highway.						
	PASO → Q			PASO-Q	Transfers CW0 from the PASO highway to the Q highway.						
	Q → CW0			PAQ-CW0	Transfers CW0 from the Q highway to the CW0 buffer.						
	CW0 → K			PACW0-K	Transfers CW0 to the K highway for display only.						
	SET CWL			PASCWL	Sets CWL stat. to indicate that control words are loaded						
	PRIORITIES			PASKP	Enables entry to next step PAPT strobes priorities						
ISSUE				1 Nov. 72							
ICL	1904A/S 1903T			PAC. LOAD CONTROL WORDS (STEPS 1 & 2)			FC205				

1

2

3

4

		FUNCTION	SIGNAL	COMMENTS	STEP 3 SIGNAL	M P	ED REF WGH03FN	
STEP 3	<p style="text-align: center;">PASP3</p> <div style="border: 1px solid black; padding: 5px; margin: 10px auto; width: 80%;"> <p>CW1 → K ADD_vSUB K → SAD READ RCR → STO STO → SIN CLOCK SIN → DB DB → PASO MILL → Q Q → CW1 SET A SET O SET 1FS</p> </div> <p style="text-align: center;">PASP4</p> <div style="border: 1px solid black; padding: 5px; margin: 10px auto; width: 80%;"> <p>CW0 → K SUB TEST CLOCK MILL → Q Q → CW0 PRIORITIES</p> </div>	STEP 3	PASP3	STEP 3 is active. CW1 is to be updated and data is to be read from store and transferred to the data buffer.				
		CW1 → K	PACW1-K	Transfers CW1, from the control word buffer to the K highway for addressing of store and updating in the mill.	STEP 3 enabling signals			
		ADD _v SUB	{ PAADD PASUB	Updates CW1. Adds 1 for forward addressing. Updates CW1 Subtracts 1 for backward addressing.	PACW1 PAK23 PA1FS PAPT PACT	1D13:16 1C12: 4 1A17:13 1D11:12 1D12:12	10 IF 84 VP 2 UN 10 GN 10 TD	
		K → SAD	PAK-SAD	CW1 addresses store via the K and SAD highways				
		READ	PARD	Initiates a store access request by setting the RCR stat.				
		RCR → STO	PARCR	To store. Requests a store access.	Enter STEP 3			
		STO → SIN	PADA	Signal from store to indicate that the requested data is available on the SIN highway.				
		CLOCK	PADA	Starts the clock pulses.	PASP 3 PACW1-K PAADD PASUB PAK-SAD PARD	1A16:2 1B17:15 1A17:18 1A17:22 1B17:12 1C17:10	1 HF 2 WM 2 KO 2 JN 2 HM 2 OE	
		SIN → DB	PADA	Initiates the GSIN signal (e.g. PA0GSIN) which gates the data into the data buffer.				
		DB → PASO	PAK-SO	Enables the GSO signal which gates the data from the data buffer to the PASO highway where parity is checked.				
		MILL → Q	PASO-Q	Connects the mill output to the Q highway	STEP 3			
		Q → CW1	PAQ-CW1	CW1 (updated) is returned to the CW buffer from the Q highway.				
		SET A	PASETA	Sets the A stat in the active peripheral channel. Prohibits use of the data buffer by other peripheral channels connected to the buffer until the transfer of data to the selected peripheral has ended. Also activates the peripheral interface A line.	PARCR PADA PAK-SO PASO-Q PAQ-CW1 PASETA PASETO	1B19:22/24 1C19:11 1B17:10 1A17:26 1C17:2 1B17:24 1B17:25	11 WQ 12 EA 2 EI 2 PH 2 HD 2 LJ 2 RK	
		SET O	PASETO	Switches the DBO stat for outward transfer which activates the interface T line and initiates the data character gating pulses. (e.g. PA0CH0 for data buffer 0, first character).	STEP 4			
		SET 1FS	PASP3	1F3 stat sets. STEP 3 ends STEP4 commences.				
		STEP 4	PASP4	STEP 4 is active. The count word (CW0) is to be updated and the count tested for zero content.	STEP 4 enabling signals			
		CW0 → K	PACW0-K	Transfers CW0 from the control word buffer to the mill for updating.	PACW1 PAK23 PA1FS PAPT PACT	1D13:16 1A16:20 1A17:15 1D11:12 1D12:12	10 IF 84 VP 2 VN 10 GN 10 TD	
		SUB	PAUSB	Decrements the count word by one for each data word received from store.				
		TEST	PAGMT	Initiates the mill test. Sets the CT stat when the word count is zero.	Enter STEP 4			
		CLOCK	PAGMT	starts the clock pulses.				
MILL → Q	PASO-Q	Connects the mill output to the Q highway						
Q → CW0	PAQ-CW0	CW0 (updated) is returned to the CW buffer from the Q highway.	PASP4 PACW0-K PASUB PAGMT PASO-Q PAQ-CW0 PASKP	1A16:18 1B17:19 1A17:22 1B17:26 1A17:26 1C17: 3 1B16: 6	1 FG 2 VI 2 JN 2 RA 2 PH 2 HB 1 QP			
PRIORITIES	PASKP	PAPT strob priorities.						

ISSUE

1
Nov. 72

ICL

1904A/S
1903T

P.A.C. OUTWARD TRANSFER (STEPS 3 & 4)

FC 206

1

1

1

1

		FUNCTION	SIGNAL	COMMENTS	STEP 5 SIGNAL	M. P.	CONDITION
STEP 5	<p>PASP5</p> <p>CW0 → K</p> <p>K → SAD</p> <p>SUB</p> <p>TEST</p> <p>CLOCK</p> <p>MILL → Q</p> <p>Q → CW0</p> <p>SET A</p> <p>SET IN</p> <p>PRIORITIES</p>	STEP 5	PASP5	STEP 5 is active. The count portion of CW0 is to be updated and at the end of the step transfer of the data word from the peripheral to the data buffer will commence.	STEP 5 enabling signals	REFER TO COL. 4	It stat. set by Peripheral
		CW0 → K	PACW0-K	Transfers CW0 to the K highway and to the mill.	PAK23		
		K → SAD	PAK-SAD	Transfers CW0 from the K highway to the SAD highway. This is an unproductive transfer.	PAASET		
		SUB	PASUB	CW0 is decremented by one for each data word transferred.	PAPT		
		TEST	PAGMT	Initiates the mill test. Sets the CT stat. when the word count is reduced to zero.	PACWL		
		CLOCK	PAGMT	Starts the clock pulses.	PACT		
		MILL → Q	PASO-Q	Connects the mill output to the Q highway.	PA6SSP		
		Q → CW0	PAQ-CW0	CW0 (updated) is returned to the CW buffer from the Q highway.	Enter STEP 5		
		SET A	PASETA	Sets the A stat. in the selected peripheral channel. Prohibits use of the data buffer by other peripheral channels connected to the buffer until a word of data has been transferred to PAC from the peripheral and written away to store. Also activates the interface A line to the peripheral.	PASP5		
		SET IN	PASETIN	Switches the DBO stat. for inward transfer which activates the interface T line to the peripheral and initiates the data character gating pulses (e.g. PA0TIN0 for data buffer 0, first character).	PACW0-K		
		PRIORITIES	PASKP	PATP strobes priorities at the end of the step and PAC may now service another data buffer. The A stat. associated with the current transfer remains set therefore STEP 6 of this transfer must be entered when PAC resumes control of the buffer.	PAK-SAD		
			PAASET	The A stat. in the selected peripheral channel is still set and the peripheral R stat. sets when the fourth data character is being gated into the data buffer therefore STEP 6 is entered.	PASUB		
					PAGMT		
					PAQ-CW0		
		STEP 6	<p>PASP6</p> <p>CW1 → K</p> <p>K → SAD</p> <p>ADD_v SUB</p> <p>WRITE</p> <p>WCR → STO</p> <p>DB → PASO</p> <p>PASO → STO</p> <p>CLOCK</p> <p>MILL → Q</p> <p>Q → CW1</p> <p>UNSET A</p> <p>PRIORITIES</p>	STEP 6	PASP6		
CW1 → K	PACW1-K			Transfers CW1 to the K highway and to the mill.	PAK23		
K → SAD	PAK-SAD			CW1 addresses store via the K and SAD highways.	PAASET		
ADD _v SUB	PAADD			Updates CW1. Adds one if forward addressing.	PACWL		
WRITE	PARVW			Updates CW1. Subtracts one if backward addressing.	Enter STEP 6		
WCR → STO	PAWCR			Sets the write store request stat. WCR. To store. Requests a store access.	PASP6		
DB → PASO	PAK-SO			Enables GSO (e.g. PA0GSO) which gates the data from the data buffer to the PASO highway.	PACW1-K		
PASO → STO	PAOCC			Signal from store. Gates data into store.	PAK-SAD		
CLOCK	PAOCC			Starts the clock pulses.	PAADD		
MILL → Q	PASO-Q			Connects the mill output to the Q highway.	PASUB		
Q → CW1	PAQ-CW1			CW1 (updated) is returned to the CW buffer from the Q highway.	PARVW		
UNSET A	PARSETA			Unsets the A stat. The data buffer is now available to other peripheral channels.	PAWCR		
PRIORITIES	PASKP			PATP strobes priorities.	PAK-SO		
					PAOCC		
					PASO-Q		
			PAQ-CW1				
			PARSETA				
			PASKP				
			PAASET				
			PACWL				

ISSUE 1 Nov.72

ICL

1904 A/S
1903T

P.A.C. INWARD TRANSFER (STEPS 5 & 6)

FC 207

1

2

3

4

		FUNCTION	SIGNAL	COMMENTS	STEP 7 SIGNAL	M.P.	CONDITION	
STEP 7	<p style="text-align: center;">PASP7</p> <p style="text-align: center;">↓</p> <div style="border: 1px solid black; padding: 5px; margin: 5px auto; width: 80%;"> <p style="text-align: center;">CW1</p> <p style="text-align: center;">CW1 → STO</p> <p style="text-align: center;">WRITE</p> <p style="text-align: center;">WCR → STO</p> <p style="text-align: center;">CW1 → K</p> <p style="text-align: center;">K → PASO</p> <p style="text-align: center;">PASO → STO</p> <p style="text-align: center;">CLOCK</p> <p style="text-align: center;">UNSET CWL</p> <p style="text-align: center;">PRIORITIES</p> </div> <p style="text-align: center;">PASP8</p> <p style="text-align: center;">↓</p> <div style="border: 1px solid black; padding: 5px; margin: 5px auto; width: 80%;"> <p style="text-align: center;">CW0</p> <p style="text-align: center;">CW0 → STO</p> <p style="text-align: center;">WRITE</p> <p style="text-align: center;">WCR → STO</p> <p style="text-align: center;">CW0 → K</p> <p style="text-align: center;">K → PASO</p> <p style="text-align: center;">PASO → STO</p> <p style="text-align: center;">CLOCK</p> <p style="text-align: center;">UNSET CT</p> <p style="text-align: center;">UNSET PT</p> <p style="text-align: center;">PRIORITIES</p> </div>	STEP 7	PASP7	STEP 7 is active. CW1 is to be unloaded.	PASP7			
		CW1	PARE00	Inserts a 1-bit in the l.s. bit position of the encoder address. Enables the encoder to produce store address $256 + 4N + 1$.	PARE00	Refer to Column 4	Transfer is count terminated	
		CW1 → STO	PACW-SAD	Encoder addresses store on the SAD highway.	PACWL PAGRSW PACWL PACT PASP6	Refer to Column 4		Transfer is peripheral terminated
		WRITE	PARVW	Sets the store access request stat. WCR.	PAPT PACWL PACT PASP6		Refer to Column 4	
		WCR → STO	PAWCR	To store. Requests a store access.	Enter STEP 7	E.D. REF. WCH03FN		
		CW1 → K	PACW1-K	Transfers CW1 to the K highway.	PASP7	1B16:24	1 JN	
		K → PASO	PAK-SO	Transfers CW1 from the K highway to the PASO highway.	PARE00	1B16:8	1 QT	
		PASO → STO	PAOCC	Signal from store. Gates CW1 into store via the PASO and SO highways.	PACW-SAD	1B17:6	2 GL	
		CLOCK	PAOCC	Starts the clock pulses.	PARVW	1C17:4	2 SC	
		UNSET CWL	PARCWL	Unsets the CWL (control words loaded) stat. which enables entry to STEP 8.	PAWCR	1B19:21	11 WS	
		PRIORITIES	PASKP	PATP strobes priorities.	PAWCR	1B19:21	2 WM	
		STEP 8	PASP8	STEP 8 is active. CW0 is to be unloaded.	PAK-SO	1B17:8	2 FJ	
		CW0	PARE00 PARE01	Encoder produces store address $256 + 4N + 0$.	PAOCC	1C19:7	12 JA	
		CW0 → STO	PACW-SAD	Encoder addresses store on the SAD highway.	PARCWL	1B17:21	2 VG	
WRITE	PARVW	Sets the store access request stat. WCR	PASKP	1B16:6	1 QP			
WCR → STO	PAWCR	To store. Requests a store access.	PACWR	1A21:12	20 GN			
CW0 → K	PACW0-K	Transfers CW0 to the K highway.	PAGRSW	1B21:12	120 GD			
K → PASO	PAK-SO	Transfers CW0 from the K highway to the PASO highway.	PACWL	1D13:16	10 IF			
PASO → STO	PAOCC	Signal from store. Gates CW0 into store via the PASO and SO highways.	PACT	1D12:16	10 VF			
CLOCK	PAOCC	Starts the clock pulses.	PASP6	1A16:4	1 FK			
UNSET CT	PARCT	Unsets the CT stat. of the terminated peripheral channel, if set.	PAPT	1D11:16	10 IP			
UNSET PT	PARPT	Unsets the PT stat. of the terminated peripheral channel, if set.	PACT	1D12:12	10 TD			
PRIORITIES	PASKP	PATP strobes priorities.	STEP 8 SIGNAL					
STEP 8	<p style="text-align: center;">PASP8</p> <p style="text-align: center;">↓</p> <div style="border: 1px solid black; padding: 5px; margin: 5px auto; width: 80%;"> <p style="text-align: center;">CW0</p> <p style="text-align: center;">CW0 → STO</p> <p style="text-align: center;">WRITE</p> <p style="text-align: center;">WCR → STO</p> <p style="text-align: center;">CW0 → K</p> <p style="text-align: center;">K → PASO</p> <p style="text-align: center;">PASO → STO</p> <p style="text-align: center;">CLOCK</p> <p style="text-align: center;">UNSET CT</p> <p style="text-align: center;">UNSET PT</p> <p style="text-align: center;">PRIORITIES</p> </div>	STEP 8	PASP8	STEP 8 is active. CW0 is to be unloaded.	STEP 8 SIGNAL			
		CW0	PARE00 PARE01	Encoder produces store address $256 + 4N + 0$.	PACT	Refer to Column 10	Transfer is count terminated	
		CW0 → STO	PACW-SAD	Encoder addresses store on the SAD highway.	PACWL PAGRSW PACT PASEQ	Refer to Column 10		Transfer is peripheral terminated
		WRITE	PARVW	Sets the store access request stat. WCR	PACWL PAPT PACT		Refer to Column 10	
		WCR → STO	PAWCR	To store. Requests a store access.	ENTER STEP 8	E.D. REF. WCH03FN		
		CW0 → K	PACW0-K	Transfers CW0 to the K highway.	PASP8	1B16:22	1 JQ	
		K → PASO	PAK-SO	Transfers CW0 from the K highway to the PASO highway.	PACW-SAD	1B17:6	2 GL	
		PASO → STO	PAOCC	Signal from store. Gates CW0 into store via the PASO and SO highways.	PARVW	1C17:4	2 SC	
		CLOCK	PAOCC	Starts the clock pulses.	PAWCR	1B19:21	11 WS	
		UNSET CT	PARCT	Unsets the CT stat. of the terminated peripheral channel, if set.	PACW0-K	1B17:19	2 UL	
		UNSET PT	PARPT	Unsets the PT stat. of the terminated peripheral channel, if set.	PAK-SO	1B17:8	2 FJ	
		PRIORITIES	PASKP	PATP strobes priorities.	PAOCC	1C19:7	12 JA	
					PARCT	1C17:9	2 JI	
					PARPT	1B17:13	2 WH	
			PASKP	1B16:6	1 QP			
			PACWL	1D13:12	10 GD			
			PAGRSW	1B21:12	120 GD			
			PACT	1D12:16	10 VF			
			PASEQ	1A17:3	2 OT			
			PACWL	1D13:12	10 GD			
			PAPT	1D11:16	10 IP			
			PACT	1D12:12	10 TD			

ISSUE

1
Nov. 72

ICL

1904 A/S
1903T

P.A.C. UNLOAD CONTROL WORDS (STEPS 7 & 8)

FC 208



		FUNCTION	SIGNAL	COMMENTS	STEP 9 SIGNAL	M. P	ED. REF WCHO3FN	
<p>PAS19</p> <p>↓</p> <div style="border: 1px solid black; padding: 5px; width: fit-content; margin: 0 auto;"> <p>CW3</p> <p>CW3 → STO</p> <p>READ</p> <p>RCR → STO</p> <p>STO → SIN</p> <p>CLOCK</p> <p>SIN → DB</p> <p>DB → PASO</p> <p>PASO → Q</p> <p>Q → CW1</p> <p>CW1 → K</p> <p>SET 1FS</p> </div> <p>↓</p> <p>PASP10</p> <div style="border: 1px solid black; padding: 5px; width: fit-content; margin: 0 auto;"> <p>CW2</p> <p>CW2 → STO</p> <p>READ</p> <p>RCR → STO</p> <p>STO → SIN</p> <p>CLOCK</p> <p>SIN → DB</p> <p>DB → PASO</p> <p>PASO → Q</p> <p>Q → CW0</p> <p>CW0 → K</p> <p>UNSET CT</p> <p>PRIORITIES</p> </div>	STEP 9	PASP9		STEP 9 is active. Control word CW1 is to be recharged from store address $256 + 4N + 3$ (i.e. CW3)	STEP 9 Enabling signals			
		CW3	PARE00 PARE01		1 - bits are inserted in the two l. s. bit positions of the encoder address. Enables the encoder to produce store, address $256 + 4N + 3$	PACWR PACRSW PAIFS PASP6 PACWL PACT	1A21:16 1B21:12 1A17:13 1A16: 4 1D13:16 1D12:16	120 JP 120 GD 2 UN 1 FK 10 IF 10 VF
		CW3 → STO	PACW-SAD		Encoder address store on the SAD highway			
		READ	PARD		Initiates a store access request by setting the RCR stat.			
		RCR → STO	PARCR		To store. Requests store access.	Enter STEP 9		
		STO → SIN	PADA		Signal from store which indicates that control word CW3 is present on the SIN highway.	PASP 9 PARE00 PARE01 PACW-SAD PARC PARCR PADA PADA PAK-SO PASO-Q PAQ-CW1 PACW1-K	1B16:15 1B16: 8 1B16:20 1B17: 6 1C17:10 1B19:22 1C19:11 1B17:10 1B17: 4 1C17: 2 1B17:15	1 FT 1 QT 1 QS 2 GL 2 PE 11 WQ 12 EA 2 EI 2 PJ 2 HD 2 WM
		CLOCK	PADA		Starts the clock pulses.			
		SIN → DE	PADA		Initiates the GSIN signal (e.g. PA0GSIN) which gates CW3 into the data buffer.			
		DB → PASO	PAK-SO		Enables the GSO signal which gates the control word onto the PASO highway for checking of parity and for transfer to the control word buffer.			
		PASO → Q	PASO-Q		Transfers CW3 from the PASO highway to the Q highway.			
		Q → CW1	PAQ-CW1		Transfers CW3 into the CW1 section of the control word buffer. The control word will now be referred to as CW1.			
		CW1 → K	PACW1-K		Transfers CW1 to the K highway for display only.	STEP 10 Enabling signals		
		SET 1FS	PASP 9 PASP10		Sets the 1FS stat at clock PATA to enable entry to STEP 10 STEP 10 is active. Control word CW0 is to be recharged from store address $256 + 4N + 2$ (i.e. CW2).	PACWR PACRSW PAIFS PACWL PACT	1A21:16 1B21:12 1A17:15 1D13:16 1D12:16	120 IP 120 GD 2 VN 10 IF 10 VF
		STEP 10	CW2	PARE01	A 1-bit is inserted in bit position two of the encoder address. Enables the encoder to produce store address $256 + 4N + 2$	Enter STEP 10		
		CW2 → STO	PACW-SAD		Encoder address store on the SAD highway.			
		READ	PARD		Initiates a store access request by setting the RCR stat.			
		RCR → STO	PARCR		To store. Requests store access.	PASP10 PARE01 PACW-SAD PARC PARCR PADA PADA PAK-SO PASO-Q PAQ-CW0 PACW0-K PARCT PASKP	1B16:17 1B16:20 1B17: 6 1C17:10 1B19:22/24 1C19:11 1B17:10 1B17: 4 1C17: 3 1B17:19 1C17: 9 1B16: 6	1 PA 1 QS 2 GL 2 PE 11 WQ 12 FA 2 EI 2 PJ 2 HB 2 VI 2 JI 1 QP
		STO → SIN	PADA		Signal from store which indicates that control word CW2 is present on the SIN highway.			
		CLOCK	PADA		Starts the clock pulses.			
		SIN → DB	PADA		Initiates the GSIN signal which gates CW2 into the data buffer.			
	DB → PASO	PAK-SO		Enables the GSO signal which gates the control word onto the PASO highway for checking of parity and for transfer to the control word buffer.				
	PASO → Q	PASO-Q		Transfers CW2 from the PASO highway to the Q highway				
	Q → CW0	PAQ-CW0		Transfers CW2 from the Q highway to the CW0 section of the control word buffer. The control word will now be referred to as CW0				
	CW0 → K	PACW0-K		Transfers CW0 to the K highway for display only.				
	UNSET CT	PARCT		Unsets the count-terminate stat. Enables entry to STEPS 3 and 4 for repetition of previous data block.				
	PRIORITIES	PASKP		PATP strobes priorities.				

ISSUE 1 Nov. 72

ICL

1904A/S
1903T

PAC. CONTROL WORD RECHARGE
(STEPS 9 & 10)

FC209

1

2

3

4

		FUNCTION	SIGNAL	COMMENTS	STEP/SIGNAL	M.P.	E.D. REF WGH03FN	
<div style="text-align: center;">PASP 11</div> <div style="border: 1px solid black; padding: 5px; margin: 10px auto; width: 150px;"> CW3 (CW2) CW3(CW2) → STO READ RCR → STO STO → SIN CLOCK SIN → DB DB → PASO PASO → Q Q → CW1 CW1 → K UNSET CWL PRIORITIES </div>		STEP 11	NOTE	Items in brackets refer to the CWR mode of transfer. This applies only to charts FC210, 211 and 212.	STEP 11 enabling signals			
STEP 11		CW 3 (CW 2)	PASP 11	STEP 11 is active. CW3 (CW2) is to be loaded into the CW1 section of the control word buffer.	PASP 6 PAGRSW PACWL PACT Enter STEP 11 PASP 11 PARE00 PARE01 PACW-SAD PAHD PARCR PADA PAK-SO PASO-Q PAQ-CW1 PACW1-K PARCWL PASKP	1A16: 4	1 FK	
		CW3(CW2) → STO	CW 3 (CW 2)	[PARE00 PARE01		Enables the encoder to produce the address of CW3 (CW2) i.e. $256 + 4N + 2$	1B21:16	120 IF
		READ	CW3(CW2) → STO	PACW-SAD		Encoder address store on the SAC highway.	1D12:16	10 IF
		RCR → STO	READ	PARD		Initiates a store access request by setting the RCR stat.	1D12:16	10 VF
		STO → SIN	RCR → STO	PARCR		To store. Requests store access.		
		CLOCK	STO → SIN	PADA		Signal from store which indicates that CW3 (CW2) is present on the SIN highway.		
		SIN → DB	CLOCK	PADA		Starts the clock pulses.	1A16:12	1 PC
		DB → PASO	SIN → DB	PADA		Initiates the GSIN signal which gates CW3 (CW2) into the data buffer.	1B16: 8	1 QT
		PASO → Q	DB → PASO	PAK-SO		Enables the GSO signal which gates CW3 (CW2) from the data buffer to the PASO highway. Parity is checked	1B16:20	1 QS
		Q → CW1	PASO → Q	PASO-Q		Transfers CW3(CW2) from the PASO highway to the Q highway.	1B17: 6	2 GL
		CW1 → K	Q → CW1	PAQ-CW1		Transfers CW3 (CW2) to the CW1 buffer. The control word will now be referred to as CW1.	1C17:10	2 PE
		UNSET CWL	CW1 → K	PACW1-K		Transfers CW1 to the K highway for display only.	1B17:10	11 WQ
PRIORITIES	UNSET CWL	PARCWL	Unsets the control word loaded' stat. Enables entry to STEP 12.	1C19:11	12 EA			
STEP 12		PASP 12	PASP 12	STEP 12 is active. Store is to be addressed from the CW1 buffer to obtain R + 2 (R) which will be transferred to the data buffer. CW1 is to be updated to obtain store address of item R + 3 (R + 1).	PAK-SO PASO-Q PAQ-CW1 PACW1-K PARCWL PASKP PASEQ PACWL PACT Enter STEP 12 PASP 12 PACW1-K PAADD PASUB PAK-SAD PARD PARCR PADA CLOCK SIN → DB DB → PASO MILL → Q Q → CW1 SET SEQ UNSET 1FS			
		CW1 → K	CW1 → K	PACW1-K		Transfers CW1 to the K highway for addressing of store and for updating in the mill.	1B21:16	120 IF
		ADD v SUB	ADD v SUB	[PAADD PASUB		Updates CW1 Adds one for forward addressing. Updates CW1 Subtracts for backward addressing.	1A17: 3	2 OT
		K → SAD	K → SAD	PAK-SAD		CW1 addresses store via the K and SAD highways.	1D13:12	10 GD
		READ	READ	PARD		Initiates a store access request by setting the RCR stat	1D12:16	10 VF
		RCR → STO	RCR → STO	PARCR		To store. Requests store access.		
		STO → SIN	STO → SIN	PADA		Signal from store which indicates that item R + 2 (R) from the table held in store is available on the SIN highway.		
		CLOCK	CLOCK	PADA		Starts the clock pulses.	1B16:10/13	1 PE
		SIN → DB	SIN → DB	PADA		Initiates the GSIN signal which gates R + 2 (R) into the data buffer.	1B17:15	2 WM
		DB → PASO	DB → PASO	PAK-SO		Enables the GSO signal which transfers R + 2 (R) to the PASO highway. Parity is checked.	1A17:18	2 KO
		MILL → Q	MILL → Q	PASO-Q		Connects the mill output to the Q highway.	1A17:22	2 JN
		Q → CW1	Q → CW1	PAQ-CW1		CW1 (updated) is returned to the CW1 buffer.	1B17:12	2 HM
SET SEQ	SET SEQ	PASP 12	SEQ stat sets 1FS stat unsets } enables entry to STEP 13.	1C17:10	2 PE			
UNSET 1FS	UNSET 1FS	PASP 12			1B19:22	11 WQ		
STEP 12		CW1 → K	CW1 → K	PACW1-K	PAK-SAD PARD PARCR PADA CLOCK SIN → DB DB → PASO MILL → Q Q → CW1 SET SEQ UNSET 1FS	1B17:12	2 JN	
		ADD v SUB	ADD v SUB	[PAADD PASUB		Updates CW1 Adds one for forward addressing. Updates CW1 Subtracts for backward addressing.	1B17:10	2 PE
		K → SAD	K → SAD	PAK-SAD		CW1 addresses store via the K and SAD highways.	1C19:11	12 EA
		READ	READ	PARD		Initiates a store access request by setting the RCR stat	1B17:10	2 FI
		RCR → STO	RCR → STO	PARCR		To store. Requests store access.	1A17:26	2 PH
		STO → SIN	STO → SIN	PADA		Signal from store which indicates that item R + 2 (R) from the table held in store is available on the SIN highway.	1C17: 2	2 HD
		CLOCK	CLOCK	PADA		Starts the clock pulses.		
		SIN → DB	SIN → DB	PADA		Initiates the GSIN signal which gates R + 2 (R) into the data buffer.		
		DB → PASO	DB → PASO	PAK-SO		Enables the GSO signal which transfers R + 2 (R) to the PASO highway. Parity is checked.		
		MILL → Q	MILL → Q	PASO-Q		Connects the mill output to the Q highway.		
		Q → CW1	Q → CW1	PAQ-CW1		CW1 (updated) is returned to the CW1 buffer.		
		SET SEQ	SET SEQ	PASP 12		SEQ stat sets 1FS stat unsets } enables entry to STEP 13.		
UNSET 1FS	UNSET 1FS	PASP 12						
ISSUE		1						
		Nov. 72						
ICL		1904 A/S 1903T	P.A.C. GRSW AND CWR TRANSFERS (STEPS 11 & 12)			FC 210		



		FUNCTION	SIGNAL	COMMENTS	STEP 13 SIGNAL	M P	E D REF WGHO3FN	
STEP 13	<p style="text-align: center;">PASP13</p> <div style="border: 1px solid black; padding: 5px; margin: 10px auto; width: fit-content;"> DB → PASO PASO → Q CLOCK Q → CW0 SET 1FS </div>	STEP 13	PASP 13	STEP 13 is active. Item R + 2(R) is to be transferred from the data buffer to the CW0 buffer.	STEP 13 enabling signals			
		DB → PASO	PAK-SO	Enables the GSO signal which transfers R + 2(R) from the data buffer to the PASO highway.	PA1FS PA2FS PASEQ	1A17:13 1A17:5 1A17:6	2 UN 2 OQ 2 OT	
		PASO → Q	PASO-Q	Transfers R + 2(R) from the PASO highway to the Q highway				
		CLOCK	PASP 13	Starts the clock pulses.	Enter STEP 13			
		Q → CW0	PAQ-CW0	Transfers R + 2(R) from the Q highway to the CW0 buffer. The control word will now be referred to as CW0.				
		SET 1FS	PASP 13	The 1FS stat. sets to enable STEP 14.	PASP13 PAK-SO PASO-Q PAQ-CW0	1B16:19 1B17:10 1B17:4 1C17:3	1PG 2 EI 2 PJ 2 HB	
		STEP 14	PASP 14	STEP 14 is active. Store is to be addressed from the CW1 buffer to obtain item R + 3(R + 1) which will be read from store and transferred to the data buffer. CW1 is then to be updated to obtain address of R + 4(R + 2).	STEP 14			
		CW1 → K	PACW1-K	Transfers CW1 to the K highway for addressing of store and for updating in the mill.				
		ADD SUB	PAADD PASUB	Updates CW1 Adds 1 for forward addressing. Updates CW1. Subtracts 1 for backward addressing.	STEP 14 enabling signals			
		K → SAD	PAK-SAD	CW1 addresses store via the K and SAD highways.	STEP 14			
		READ	PARD	Initiates a store access request by setting the RCR stat.	STEP 14 enabling signals			
		RCR → STO	PARCR	To store. Requests read access.	PA1FS PA2FS PASEQ	1A17:15 1A17:5 1A17:6	2 VN 2 OQ 2 OT	
		STO → SIN	PADA	Signal from store which indicates that item R + 3(R + 1) is available on the SIN highway.	Enter STEP 14			
		CLOCK	PADA	Starts the clock pulses.				
SIN → DB	PADA	Initiates the GSIN signal which gates R + 3(R + 1) from the SIN highway into the data buffer.	PASP 14 PACW1-K PAADD PASUB PARD PARCR PADA PAK-SO PASO-Q PAQ-CW1	1B16:9 1B17:15 1A17:18 1A17:22 1B17:12 1C17:10 1B19:22 1C19:11 1B17:10 1A17:26 1C17:2	1 RJ 2 WM 2 KO 2 JN 2 HM 2 OE 11 WQ 12 EA 2 EI 2 PH 2 HD			
DB → PASO	PAK-SO	Enables the GSO signal which gates R + 3(R + 1) onto the PASO highway for the parity check.						
MILL → Q	PASO-Q	Connects the mill output to the Q highway.						
Q → CW1	PAQ-CW1	Transfers the updated control word CW1 from the Q highway to the CW1 buffer.						
SET 2FS	PASP 14	The 2FS stat. sets	} enables STEP 15.					
UNSET 1FS	PASP 14	The 1FS stat. unsets						
STEP 14	<p style="text-align: center;">PASP14</p> <div style="border: 1px solid black; padding: 5px; margin: 10px auto; width: fit-content;"> CW1 → K ADD SUB K → SAD READ RCR → STO STO → SIN CLOCK SIN → DB DB → PASO MILL → Q Q → CW1 SET 2FS UNSET 1FS </div>							

ISSUE

1
Nov. 72

ICL

1904A/S
1903TP.A.C. GRSW AND CWR TRANSFERS
(STEPS 13 & 14)

FC211



		FUNCTION	SIGNAL	COMMENTS	STEP 15 SIGNALS	M.P.	E.D REF WGHO3FN	
STEP 15	<p>PASP 15</p> <div style="border: 1px solid black; padding: 5px; width: fit-content; margin: 10px auto;"> <p>CW3</p> <p>CW1 → STO</p> <p>CW1 → K</p> <p>K → PASO</p> <p>WRITE</p> <p>WCR → STO</p> <p>PASO → STO</p> <p>CLOCK</p> <p>SET 1FS</p> </div>	STEP 15	PASP 15	STEP 15 is active. The contents of CW1 buffer 1, e. R + 4 (R + 2) is to be written to store at address 256 + 4N + 3.				
		CW3	PARE00 PARE01	Insert 1 - bits in the two l. s. bit position of the encoder address. Enables the encoder to produce store address 256 + 4N + 3	STEP 15 enabling signals			
		CW1 → STO	PACW-SAD	Encoder addresses store on the SAD highway	PASEQ PA1FS PA2FS	1A17:6 1A17:13 1A17:7	2 OT 2 UN 2 OR	
		CW1 → K	PACW1-K	Transfer CW1 from the control word buffer to the K highway	Enter STEP 15			
		K → PASO	PAK-SO	Transfers CW1 from the K highway to the PASO and SO highways for writing to store when store access is obtained.	PASP 15 PARE00 PARE01 PACW-SAD PACW1-K PAK-SO PARVW PAWCR PAOCC	1B16:5 1B16:8 1B16:20 1B17:6 1B17:15 1B17:8 1C17:4 1B19:21 1C19:7	1 PK 1 QT 1 QS 2 GL 2 WM 2 FJ 2 SC 11 WS 12 JA	
		WRITE	PARVW	Initiates a store access request by setting the WCR stat.				
		WCR → STO	PAWCR	To store. Requests store access.				
		PASO → STO	PAOCC	Signal from store. CW1 is written to store from the PASO and SO highways at address 256 + 4N + 3				
		CLOCK	PAOCC	Starts the clock pulses.				
		SET 1FS	PASP15	1FS stat sets to enable entry to STEP 16.	STEP 16 enabling signals			
		STEP 16	PASP16	STEP 16 is active. Item R + 3 (R + 1) is to be transferred from the data buffer to the CW1 buffer.				
		DB → PASO	PAK-SO	Enables the GSO signals which gate R + 3 (R + 1) onto the PASO highway.	PASEQ PA1FS PA2FS	1A17:6 1A17:15 1A17:7	2 OU 2 VN 2 OR	
		PASO → Q	PASO-Q	Transfers R + 3 (R + 1) from the PASO highway to the Q highway	Enter STEP 16			
		CLOCK	PASP16	Starts the clock pulses	PASP 16 PAK-SO PASO-Q PAQ-CW1 PACW1-K PARCT PASCWL PASKP	1B16:7 1B17:10 1B17:4 1C17:2 1B17:15 1C17:9 1C17:7 1B16:6	1 PM 2 EI 2 PJ 2 HD 2 WM 2 JI 2 JE 1 QP	
		Q → CW1	PAQ-CW1	Transfers R + 3 (R + 1) to the CW1 buffer. The control word is now referred to as CW1.				
CW1 → K	PACW1-K	Transfers CW1 to the K highway.						
UNSET 1FS	PASP16	1FS stat unsets	Enabling signals for the next step.					
UNSET 2FS	PASP16	2FS stat unsets						
UNSET SEQ	PASP16	SEQ stat unsets						
UNSET CT	PARCT	CT stat unsets						
SET CW1	PASCWL	CW1 stat sets.						
PRIORITIES	PASKP	PATP strobes priorities						

